

LENS CONTROLLER FOR BIOMEDICAL CAMERAS

TA: Zhicong Fan
Professor : Viktor Gruev

Siddharth Sharma (sharma62)
Kevin Sha (ksha3)
Jihun Kim (jihunhk2)

OVERVIEW

- Introduction & Objective
- Design
- Project Build & Functional Test Results
- Successes & Challenges
- Conclusion & Areas of Improvement


INTRODUCTION TO PROJECT

- Margin of error in many medical operations is very slim
- One prime example is cancer treatment :
 - It requires high degree of accuracy
 - 25% of breast cancer patients, 35% of colon cancer patients, and 40% of head and neck cancer patients suffer from incomplete tumor removal
- Hence, this is a significant problem and requires solution.

OBJECTIVE

- To remotely control the camera's focus and shutter for use in the operating room
- The desired goal is that the camera's specifications can be adjusted to make sure that the entire tumor(s) is removed



ORIGINAL DESIGN



CHANGES MADE SINCE THEN: PCB SUB-SECTION

- Redesigned sub-section completely since Design Document
- Originally thought that one flexible PCB would be enough to connect the FPGA and the lens mount
- Found that new system would have to be developed






PROJECT BUILD: PCB SUB-SECTION


- 2 PCBs:
 - A rigid-flex-rigid which would transport the signals through the tight constraints of the lens mount
 - A flex PCB, which will connect the signals from the FPGA to the the bottom of the lens mount

RIGID-FLEX PCBs

- Rigid section with flex section emerging from the middle
- Allows for rigid PCBs to be placed in tight regions




EMERGING FLEX SECTION CONNECTS TWO RIGID SECTIONS




LAYER STACKUP

- Important to correctly incorporate layers for optimum signal integrity
- Flex signal layers need to be properly extended




ROUTING AND ELECTRICAL CONNECTIONS

- Rigid and flex sections are on different layers
- Signals transported between different layers using vias




BEND ANGLE/BEND RADIUS OF FLEX REGION

- Bend angles are all 90° , experimented with bend direction
- Bend radius was dependent on bend angle




FLEX PCBs

- Used to navigate tight mechanical constraints



FLEX PCB SPECS

- Flex PCB is used to connect the FPGA connector and the camera body via contact pads and an exposed beveled edge




FLEX PCB LAYER STACKUP

	Coverlay	0.492mil
	Adhesive	0.591mil
L1	Signal	0.472mil
	Dielectric	0.984mil
L2	Signal	0.472mil
	Adhesive	0.591mil
	Coverlay	0.492mil

ROUTING AND WIRE CONNECTIONS

- Beveled edge and contact pads are on the same layer



SUCCESSSES AND FAILURES: PCB SUB-SECTION

Successes

- Un-bending the CAD model & making it our board shape
- Using vias to ensure optimal signal routing
- Implementing different layer stackups
- Application of rigid-flex and flex PCB knowledge

Failures

- Biggest setback was that we believed that the port mapping of the FPGA connector was the port mapping of the lens connector
- Did not anticipate the process of actually ordering the PCB

PROJECT BUILD: FPGA + PC

FPGA


- XEM7310-A75 (testing purpose)
- XEM7310-A200 (in actual design).
- FPGA is for communication between the computer and the lens.
 - Lens - SPI protocol
 - Computer/PC - OK modules & python codes

PC



- Users will be sending the commands for the lens to the FPGA using the python code on their PC.

SERIAL PERIPHERAL INTERFACE (SPI) PROTOCOL

- It is a common interface used to send data between a microcontroller and small peripheral devices such as sensors.
- It consists of clock, data lines, and select line.





Synchronous



Asynchronous

SPI PROTOCOL



PROJECT BUILD: FPGA + PC

- Commands

- **0x12** : Change aperture
 - + one 8-bit argument

- **0x44** : Change focus
 - + two 8-bit arguments

- **0x05** : Focus to max

- **0x06** : Focus to min

- **0x0A** : Read/sync

PROJECT BUILD: FPGA + PC

- **Python**

- Spyder IDE
 - Enables us to make PC communicate FPGA.

- **Verilog**

- Modules to transfer data between FPGA and PC.
 - OkWireIn
 - OkWireOut

- State Machine
 - Transfer and receive data in between the FPGA and the lens using SPI protocol

PYTHON

```
68
69 variable_1 = 10 # command
70 variable_2 = 14 # argument1
71 variable_3 = 0 # argument2
72 variable_4 = 0
73
74 print("Variable 1 is initilized to " + str(int(variable_1)))
75 print("Variable 2 is initilized to " + str(int(variable_2)))
76 print("Variable 3 is initilized to " + str(int(variable_3)))
77 print("Variable 3 is initilized to " + str(int(variable_4)))
78
79 dev.SetWireInValue(0x00, variable_1) #Input data for Variable 1 using mamooery spa
80 dev.SetWireInValue(0x01, variable_2) #Input data for Variable 2 using mamooery spa
81 dev.SetWireInValue(0x02, variable_3)
82 dev.SetWireInValue(0x03, variable_4)
83 dev.UpdateWireIns() # Update the WireIns
84 while variable_4 == 0:
85     dev.UpdateWireOuts()
86     RET = dev.GetWireOutValue(0x21)
87     response = dev.GetWireOutValue(0x20)
88     print("response is : " + str(int(response)))
89     if RET == 1:
90         variable_4 = 1
91         dev.SetWireInValue(0x03, variable_4)
92         dev.UpdateWireIns()
93
94 variable_1 = 10 # command
95 variable_2 = 14 # argument1
96 variable_3 = 0 # argument2
97 variable_4 = 0
98
99 print("Variable 1 is initilized to " + str(int(variable_1)))
100 print("Variable 2 is initilized to " + str(int(variable_2)))
101 print("Variable 3 is initilized to " + str(int(variable_3)))
102 print("Variable 3 is initilized to " + str(int(variable_4)))
103
104 dev.SetWireInValue(0x00, variable_1) #Input data for Variable 1 using mamooery spa
105 dev.SetWireInValue(0x01, variable_2) #Input data for Variable 2 using mamooery spa
106 dev.SetWireInValue(0x02, variable_3)
107 dev.SetWireInValue(0x03, variable_4)
```

VERILOG




```
okWireIn wire10 ( .okHE(okHE),  
                  .ep_addr(8'h00),  
                  .ep_dataout(variable_1));  
  
okWireIn wire11 ( .okHE(okHE),  
                  .ep_addr(8'h01),  
                  .ep_dataout(variable_2));  
  
okWireIn wire12 ( .okHE(okHE),  
                  .ep_addr(8'h02),  
                  .ep_dataout(variable_3));  
  
okWireIn wire13 ( .okHE(okHE),  
                  .ep_addr(8'h03),  
                  .ep_dataout(variable_4));
```

```
dev.SetWireInValue(0x00, variable_1)  
dev.SetWireInValue(0x01, variable_2)  
dev.SetWireInValue(0x02, variable_3)  
dev.SetWireInValue(0x03, variable_4)
```



```
okWireOut wire20 ( .okHE(okHE),  
                  .okEH(okEHx[ 0*65 +: 65 ]),  
                  .ep_addr(8'h20),  
                  .ep_datain( {24'b0, response} )  
                  );  
  
okWireOut wire21 ( .okHE(okHE),  
                  .okEH(okEHx[ 1*65 +: 65 ]),  
                  .ep_addr(8'h21),  
                  .ep_datain( {31'b0, FIN} ));
```

```
RET = dev.GetWireOutValue(0x21)  
response = dev.GetWireOutValue(0x20)
```

VERILOG (STATE MACHINE) - INITIAL VERSION




VERILOG (STATE MACHINE) - SECOND VERSION



VERILOG (STATE MACHINE) - SECOND VERSION


Command[7]
Command[6]
Command[5]
Command[4]
Command[3]
Command[2]
Command[1]
Command[0]

VERILOG (STATE MACHINE) - SECOND VERSION




VERILOG (STATE MACHINE) - THIRD VERSION


- Setup and Hold Time Violation




VERILOG (STATE MACHINE) - THIRD VERSION




PROJECT BUILD: FPGA + PC



SUCCESSSES AND FAILURES: FPGA SUB-SECTION



SUCCESSSES AND FAILURES: FPGA SUB-SECTION



Command

Clock

SUCCESSSES AND FAILURES: FPGA SUB-SECTION



-  Clock
-  Response

SUCCESSSES AND FAILURES: FPGA + PC

Successes

- Managed to get the lens to move according to the command input by the user
- Managed to carry out SPI protocol using the state machine through the verilog code without using standard IP block

Failures

- There are certain values that we need to put in for the argument. We did not have enough time to figure out what are the available argument values.

WHAT DID WE LEARN? (TECHNICAL)

- SPI Protocol
- General Process of engineering
 - Implementation/Code => Simulation => Testing => Debugging => Success
- OK Modules
- Rigid-Flex/Flex PCBs
 - Layer stackup requirements
 - Routing rules
 - Routing debugging
 - Navigating mechanical design constraints
 - Vias and Tented Vias

WHAT DID WE LEARN? (SOFT SKILLS)

- Ask more questions to prevent misunderstandings later
- Being seen as 'dumb' for asking certain questions
- Always have a time cushion for every step
- Dealing with setbacks and how to move forward from them

CONCLUSION AND FINAL THOUGHTS

- Proud of what we have accomplished, disappointed we couldn't make it a reality
- Learned hard lessons to carry with us into the future
- Enjoyed putting our skills to the test and picked up necessary knowledge to achieve our goals
- Picked the right team members to do this project with



ETHICAL CONCERNS

- Privacy concerns using the camera
- Mechanical hazards in the event of an accident



SPECIAL THANKS TO

- **Illinois BioSensors Lab**
 - Professor Viktor Gruev
 - Zhongmin Zhu
- **Our TA:** Zhicong Fan

CITATIONS

[1] “Home,” *Flex PCBs | Rigid Flex PCBs | PCB Unlimited*. [Online]. Available: <https://www.pcbunlimited.com/products/rigid-flex-pcbs>. [Accessed: 24-Nov-2022].

[2] “What is Flex PCB? - an overview of Flex and Rigid-Flex PCB - news,” *PCBway*. [Online]. Available: https://www.pcbway.com/blog/News/What_is_Flex_PCB____An_Overview_of_Flex_and_Rigid_Flex_PCB.html. [Accessed: 24-Nov-2022].

[3] “Basics of Flex Circuit Design - Minco Products.” [Online]. Available: https://www.minco.com/wp-content/uploads/Minco_BasicsofFlexDesign.pdf [Accessed: 29-Sep-2022].

[4] M. Grusin, “Serial Peripheral Interface (SPI) - learn.sparkfun.com,” *Sparkfun.com*, 2019. <https://learn.sparkfun.com/tutorials/serial-peripheral-interface-spi/all>

[5] “Final thoughts images – browse 2,487 stock photos, vectors, and video,” Adobe Stock. [Online]. Available: <https://stock.adobe.com/search?k=final+thoughts>. [Accessed: 27-Nov-2022].

[6] “Ethics issues in the engineering profession,” *Railway Age*, 12-Sep-2022. [Online]. Available: <https://www.railwayage.com/regulatory/ethics-issues-in-the-engineering-profession/>. [Accessed: 27-Nov-2022].