a) Translate the following code into Tiny8v1 assembly (5 points):

```c
int *src_ptr = 0x......
int *dest_ptr = 0x....
int l = 0;
int sum = 0;
for(int i = 0; i < 16; i++) {
    sum += src_ptr[2*i] * 20
    dest_ptr[i] = sum
}
```

; r0 holds address of src_ptr = 0xA0
; r1 holds address of dest_ptr = 0xC0
; r2 is uninitialized
; r3 initially holds l = 15
; acc is 0x45 initially
; YOUR CODE HERE

; Clear acc
SSD r1, 0
LSD r2, 0
ADS r2, -1

LOOP: LSD r2, r0, -2 ; Load source
ADS r2, 7 ; Jimmy has range
ADS r2, 7 ; -8-7
ADS r2, 6
SSD r1, -1 ; Store sum
BPD r3, LOOP

b) Your boss takes a look at Tiny8v1 and commends your initiative. However, she tells you that there is a huge functional omission which would make running the program given in part A impossible in practice. What common operation is impossible to perform with Tiny8v1? (3 points)

Loading constants / addresses to registers.
Long jumps to enter this function.
Both the operations may be required to set up the code the way part a requires.
c) With the realization of part b), you decide to fix the ISA for Tiny8v2. How would you add the operation from part b) without losing any original functionality? (3 points)

\[
\text{STP use 6 bits only (2 opcode, 2 rd, 2 delta)}
\]

Use these extra 2 bits to add functionality
- e.g. LIR imm6: load immediate \( \leq 2 \) into register
- JL imm6: jump immediate \( \leq 2 \)

d) Your boss is happy with the capabilities of Tiny8v2. However, DRAM accesses are very costly in terms of energy for the prototype Tiny8v2 chips running the code from part a). She suggests that you examine your d-cache organization and minimize number of memory accesses without adding any instructions.

The cache specifications are:
- 32 byte capacity \( \rightarrow 8 \) lines \( \rightarrow 3 \) bit index
- 4 byte cache lines \( \rightarrow 2 \) bit offset
- direct-mapped \( 8 - 3 - 2 = 3 \) bit tag

Propose a software optimization to minimize cache misses. (4 points)

\[
\begin{align*}
\text{src-ptr} = 0x0AO & \quad \text{dest-ptr} = 0x0CO \\
\text{tag index offset} & \quad \text{tag index offset} \\
[101 000 00] & \quad [110 000 00]
\end{align*}
\]

\text{src-ptr} & \text{ dest-ptr} have same index

1. **Move source/dest pointer** to non-aliasing addresses; e.g., 0x0AO, 0x0BO (reduce conflict misses)

2. **Overlap src/dest addresses** (reduce cold misses)

3. **Unroll loop and change load order** ... as long as it reduces misses

ECE 411 Exam 1
4
2. MP

Testing and debugging are critical to processor development. You, as a student in ECE 411, just finished implementing RTL code for MP1, and have written some simple test code to test the load instructions.

The first instruction you want to test is LDR. Following is the test code. Note: keyword data8 puts an 8-byte word into memory with a little endian fashion.

```
ORIGIN 4x0000
LDR R4, R0, long9
HALT:
BRnzp HALT
long1: data8 4x12345678abcdefff
long2: data8 4x12345678abcdefff
long3: data8 4x12345678abcdefff
long4: data8 4x12345678abcdefff
long5: data8 4x12345678abcdefff
long6: data8 4x12345678abcdefff
long7: data8 4x12345678abcdefff
long8: data8 4x12345678abcdefff
long9: data8 4x12345678abcdefff
long10: data8 4x12345678abcdefff
```

a) The above test code, when executed, will cause an error due to hardware constraints. Identify what the bug is. (3 points)

LDR's offset is 6-bits. That means it can only load data within 32 words distance. long9 is too far away.
b) You changed the code to be

```
ORIGIN 4x0000
ADD R0, R0, 2
LDR R4, R0, long1
HALT:
BRnzp HALT
```

And the data segment stays the same. What is the value expected to be loaded to R4? (2 points)

```
0xabcdef. (-1 for not understanding little endian
           -1 for ignoring R0).
```

The second instruction you want to test is LDI. Following is the test code.

```
ORIGIN 4x0000
SEGMENT codeBlock:

LEA R0, dataBlock
LDI R1, R0, ptr2
HALT:
BRnzp HALT

SEGMENT dataBlock:
ptr1: data2 val1
ptr2: data2 val2
ptr3: data2 val3
val1: data2 4xbaad
val2: data2 4x600d
val3: data2 4xffee
```

ECE 411 Exam 1
c) The following waveform shows the LDI instruction executing for the above code. Fill in the values that should be in the waveform at the places labeled A, B, C, and D. (4 points)

<table>
<thead>
<tr>
<th>clk</th>
<th>mem_respond</th>
<th>mem_read</th>
<th>mem_write</th>
</tr>
</thead>
<tbody>
<tr>
<td>pc</td>
<td>0002</td>
<td>0004</td>
<td></td>
</tr>
<tr>
<td>opcode</td>
<td>0p_fea</td>
<td>op_ldi</td>
<td></td>
</tr>
<tr>
<td>control/state</td>
<td>fetch1</td>
<td>fetch2</td>
<td>fetch3</td>
</tr>
<tr>
<td>MAR</td>
<td>0000</td>
<td>0002</td>
<td></td>
</tr>
<tr>
<td>MDR</td>
<td>3002</td>
<td>a201</td>
<td>0010</td>
</tr>
<tr>
<td>[7]</td>
<td>0000</td>
<td></td>
<td></td>
</tr>
<tr>
<td>[6]</td>
<td>0000</td>
<td></td>
<td></td>
</tr>
<tr>
<td>[5]</td>
<td>0000</td>
<td></td>
<td></td>
</tr>
<tr>
<td>[4]</td>
<td>0000</td>
<td></td>
<td></td>
</tr>
<tr>
<td>[3]</td>
<td>0000</td>
<td></td>
<td></td>
</tr>
<tr>
<td>[2]</td>
<td>0000</td>
<td></td>
<td></td>
</tr>
<tr>
<td>[1]</td>
<td>0000</td>
<td></td>
<td></td>
</tr>
<tr>
<td>[0]</td>
<td>0000</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

80 ns | 120 ns | 160 ns | 200 ns

A: __________
B: __________
C: __________
D: __________

d) You passed the unit test. But when you run a larger test code, LDI still causes error. What aspect of the LDI is not tested in the given code? Assume that all the registers values shown in the trace are set correctly (including the ones you filled in). (2 points)

1. LDI should set condition codes. This doesn’t test it.
2. LDI should sign extend the offset. Wasn’t tested.

(Answering one of the above two gets full credits)
Cache+VM

Consider a system with the following characteristics:
- 32 bit virtual address space (4 KB pages).
- 1 GB main memory
- VIPT direct mapped L1 cache. Block size is 16B and cache size = 8KB. Byte addressable. No lower level caches.
- Fully associative TLB. Assume that capacity is sufficient.

These are the times taken for various accesses:
- Indexing into a given index of the tag array of the cache: 10 cycles.
- Accessing the TLB (including time to compare the tag of each entry with the VPN to search for a match): 20 cycles
- Virtual to Physical address translation through Page Table + bringing translation into TLB: 200 cycles.
- On a cache miss, accessing data in main memory + bringing data into cache: 300 cycles

Assume no other process is executing and that latencies not mentioned can be ignored.

a) What bits of the virtual address will you use to index into the cache?
   Answer:
   Bits [12:4], there are 8KB/16B = 512 sets in the cache, so we need 9 bits to index into the cache. Also, since it is byte addressable, bits[3:0] of the VA are used to access the corresponding bytes within the cache line.

b) What are the number of bits in the physical address and what is the bit range that the Physical Page number occupies?
   Since the size of main memory is 1 GB = 2^30 Bytes, we need 30 bits in the physical address. Since the page offset is going to be the lowest 12 bits of the physical address, bits[29:12] of the physical address indicates the PPN.

c) Consider the following sequence of virtual address accesses. Fill in the cycles required for each access and also fill in the accessed/created TLB and cache entries. Assume that both the cache and TLB are initially empty.

<table>
<thead>
<tr>
<th>Virtual address accessed</th>
<th>Time taken for access (cycles)</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x00000000</td>
<td>TLB miss, Cache Miss. Answer is 520 (or 540) cycles.</td>
</tr>
<tr>
<td>0x00000000f</td>
<td>TLB hit, Cache hit. Answer is 20 cycles</td>
</tr>
<tr>
<td>0x0001000a</td>
<td>TLB miss, Cache miss. Answer is 520 (or 540) cycles.</td>
</tr>
<tr>
<td>0x0000de00</td>
<td>TLB miss, Cache miss. Answer is 520 (or 540) cycles.</td>
</tr>
</tbody>
</table>
TLB hit, Cache miss. Answer is 320 cycles.

1. Since the wording of this question is not clear in this respect, answers involving re-accessing the TLB or restarting the memory access on a TLB miss (after Page Table translation), and answers involving accessing the TLB only once on a TLB miss have both been given points. Usually a TLB miss generates an exception, and a TLB handler executes, brings the translation into the TLB and restarts the instruction. However, the question did not specify a handler, so points are given even if the answer accounts only for a single TLB access on a TLB miss.

2. The main thing to note is that cache indexing and TLB access happen in parallel.

L1 cache - Fill in the accessed indices along with the tag stored at each index after the sequence of accesses. Values can be in decimal.

<table>
<thead>
<tr>
<th>Index</th>
<th>Tag</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>20</td>
</tr>
<tr>
<td>480</td>
<td>4</td>
</tr>
<tr>
<td>16</td>
<td>20</td>
</tr>
</tbody>
</table>

Required translations are given in the page table. Assume all VPN-PPN mappings are valid for the executing process.

<table>
<thead>
<tr>
<th>VPN</th>
<th>PPN</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>10</td>
</tr>
<tr>
<td>4</td>
<td>12</td>
</tr>
<tr>
<td>3</td>
<td>7</td>
</tr>
<tr>
<td>16</td>
<td>20</td>
</tr>
<tr>
<td>13</td>
<td>4</td>
</tr>
<tr>
<td>32</td>
<td>8</td>
</tr>
</tbody>
</table>

TLB - Fill in the VPN - PPN mappings created during the sequence of accesses.
d) Now assume 2 processes P1 and P2 run on the CPU (only one at a time).
   - They share a physical page with PPN x. They also have a producer-consumer relationship, where P1 writes into the physical page x at a known offset, and P2 reads from physical page x at that particular offset. Assume this offset is known to both processes.

1. In process P1, virtual page with VPN \((2^*k_1)\) is mapped to PPN x, and in process P2, virtual page with VPN \((2^*k_2+1)\) is mapped to PPN x, where \(k_1\) and \(k_2\) are integers. Explain the problem that arises due to this mapping, using an example if necessary.

   Since the VPN mapped to x by P1 is even and the VPN mapped to x by P2 is odd, the same memory locations within physical page x would be present at 2 different sets within the cache. Since the cache is write back, the change made by P1 in the cache will not be seen by P2, since P2 will load the stale line containing the memory location directly from main memory.

2. Keeping the L1 cache VIPT, name 2 modifications that can be made to the cache in order to solve the problem encountered.

   - Increasing Associativity by 2, Decreasing Cache Size by 2, Increasing Cache Block Size by 2 ensure that no VPN bits are used for indexing the cache.
   - Can also make cache write through since the write-read happens once or flush on context switch (more general solution).
longest critical path = 20ns

⇒ clock period = 20ns

\[
\frac{6 \cdot 20}{350} + \frac{6.5 \cdot 100}{350} + \frac{9 \cdot (150 + 80)}{350} = 8.114
\]

\[
8.114 \text{ cycles, } 20 \text{ ns, } 350 \text{ instructions}
\]

\[
\frac{8.114 \text{ cycles}}{\text{instruction cycle}} \times \frac{20 \text{ ns}}{\text{program}} = 56800 \text{ ns/program}
\]

b) You are able to change the architecture by splitting any of the control states into two parts, each with 60% of the latency of the original control state. Describe the changes you would make to the state machine of this architecture in order to decrease total latency of the profiled program. (3 points)

Split fpadd state into two states with critical path of 12 ns.

c) Splitting the control states necessarily increases CPI. Without redoing the CPI and latency calculations, give a reason why running the profiled program on this new architecture will decrease total latency. (2 points)

Only CPI of fpadd was increased

Only 20% of 350 instructions are fp add

Benefits of increasing frequency outweigh making few instructions take an extra cycle
d) Calculate the new CPI for each instruction (4 points)

<table>
<thead>
<tr>
<th>Instruction</th>
<th>CPI</th>
</tr>
</thead>
<tbody>
<tr>
<td>fpadd</td>
<td>7</td>
</tr>
<tr>
<td>br</td>
<td>6.5</td>
</tr>
<tr>
<td>ld</td>
<td>9</td>
</tr>
<tr>
<td>st</td>
<td>9</td>
</tr>
<tr>
<td>total avg CPI</td>
<td>9.17</td>
</tr>
<tr>
<td>total latency</td>
<td>429 ns</td>
</tr>
</tbody>
</table>

\[
\frac{7.35}{8.17} + \cdots = 8.17 \\
\text{new clock period} = 15 \text{ ns} \\
8.17 \cdot 15 \cdot 350 = 429000
\]

e) Calculate the speedup of the new architecture vs. the old architecture. (2 points)

\[
\frac{569000}{429000} = 1.324 \times \text{speedup}
\]