Architecting and Programming a Hardware-Incoherent Multiprocessor Cache Hierarchy

Wooil Kim, Sanket Tavarageri, P. Sadayappan, Josep Torrellas

University of Illinois at Urbana-Champaign Ohio State University


IPDPS 2016. May 2016





Motivation

- Continued progress in transistor integration \rightarrow 1,000 cores/chip
- Need to improve energy efficiency
- Example: Intel Runnemede [Carter HPCA 2013]






2

Intel Runnemede

- Simplifies architecture:
 - Narrow-issue cores
 - Cores and memories hierarchically organized in clusters
 - Single address space
 - On-chip cache hierarchy without hardware cache coherence
- Hardware-incoherent caches:
 - Easier to implement
 - How to program them?







Goal and Contributions

Goal: Programming environment for a hardware-incoherent cache hierarchy

Contributions:


- Hardware extensions to manage hardware-incoherent caches
 - Flavors of Writeback (WB) and Self-invalidate (INV) instructions
 - Two small buffers next to the L1 cache
 - Hardware table in the cache controllers
- Two user-friendly programming models
 - Rely on annotating synchronization operations and relatively simple compiler analysis
- Average performance only 5% lower than hardware-coherent caches





How to Ensure Data Coherence?

Hardware-incoherent caches do not rely on snooping or directory








WB and INV Instructions


- Memory instructions that give commands to the cache controller
- **WB(Variable)**: writes back *variable* to the shared cache
 - Cache lines have fine-grain dirty bits
 - WB operates on whole line but only writes back the modified bytes
 - Different cores don't overwrite each other in case of false sharing



- INV(Variable): self-invalidates variable from the local cache
 - Uses a per-line valid bit
 - Writes back dirty bytes in the line, then invalidates the line
 - Prevents losing any dirty data
- WB ALL, INV ALL // write back / invalidate the whole cache



Programming Models




- 1. Shared-memory model inside each block and MPI across blocks
- 2. Shared-memory across all cores





Model 1: Shared Inside Block + MPI across








8

Orchestrating Communication

- Use synchronization as hints for communication
 - WB(vars) before every synchronization point; INV(vars) after
 - If communication variables cannot be computed, use WB/INV ALL








9

Annotations for Different Communication Patterns



Need to detect data race communication and enforce it with WB/INV





Application Analysis

Application	Barrier	Critical Section/flag	Dyn Happens-Before
FFT	Х		
LU	Х		
CHOLESKY	Х	x	x
BARNES	Х	x	x
RAYTRACE	Х	x	
VOLREND	Х		x
OCEAN	Х	x	
WATER	Х	x	


- Instrumentation procedure
 - Analyze the communication patterns
 - If had sophisticated compiler, could do more efficient WB/INV







Hardware Support for Small Critical Sections

- Modified Entry Buffer (MEB):
 - For small code sections such as critical sections
 - Accumulates the written line entry numbers \rightarrow WB only those at end













Hardware Support for Small Critical Sections (II)

- Invalidated Entry Buffer (IEB):
 - For small code sections such as critical sections
 - Accumulate invalidated line addresses \rightarrow avoid invalidating twice












Programming Models




- 1. Shared-memory model inside each block and MPI across blocks
- 2. Shared-memory across all cores





Model 2: Shared-Memory Across All Cores

• Inefficient solution: always WB/INV through L3 cache




- Propose: Level-adaptive WB and INV
 - WB/INV automatically communicate through the closest shared level of the cache
- Closest shared cache level depends of thread mapping, which
 is unknown at compile time





Idea: Exploit Producer-Consumer Information

- Software identifies producer-consumer thread pairs
 - (e.g., thread *i* produces data that will be consumed by thread *j*)
- Thread→core mapping unknown at compile time




- Software instruments the code with level-adaptive WB/INV
 - Producer: WB_CONS (addr, ConsID)
 - Consumer: INV_PROD (addr, ProdID)





Hardware Support for Level Adaptive WB/INV

- L2 cache controller has a hardware table (*ThreadMap*)
 - Contains IDs of the threads that have been mapped in the block
- When executing WB_CONS (addr, ConsID):
 - Hardware checks if ConsID is running on the block
 - If so: WB pushes data to L2 only; else, to both L2 and L3
- Same when executing INV_PROD (addr, ProdID)








Compiler Support to Extract P-C Pairs


- Approach: Use ROSE compiler to
 - Find P-C relation across OpenMP for constructs
 - Inter-procedural CFG
 - Dataflow analysis between potential P-C pairs
- Assumption: Static scheduling of threads to processors



A[i]: Region(A, 0, N, # of threads) = A: [(N/th)*myid, (N/th)*(myid+1))

B[i]: Region(A, 0, N, # of threads) = B: [(N/th)*myid, (N/th)*(myid+1))

B[i+1]: Region(A, 1, N, # of threads) = B: [(N/th)*myid +1, (N/th)*(myid+1) +1)



Evaluation


- SESC simulator
- 4-issue out-of-order cores with 32KB L1 caches
- MESI Coherence protocol
- Intra-block experiments:
 - 16 cores sharing a 2MB banked L2 cache
 - Each core: 16-entry MEB, 4-entry IEB
 - SPLASH2 applications

HCC	Directory hardware cache coherence
Base	Basic WB / INV
B+M	Base + MEB
B+I	Base + IEB
B+M+I	Base + MEB + IEB





Execution Time



With MEB/IEB: average performance is only 2% lower than HCC

Not shown: network traffic also comparable





Evaluation


- Inter-block experiments:
 - 4 blocks of 8 cores each
 - Each block has a 1MB L2 cache
 - Blocks share a 16MB banked L3
 - NAS applications analyzed with the ROSE compiler

Base	WB/INV all cached data to L3
Addr	WB/INV selective data to L3 (compiler analysis)
Addr+L	Level Adaptive: WB_CONS/INV_PROD





Execution Time



- When Level-Adaptive WB/INV is applicable, performance improves
 EP,IS have reductions → no ordering, hence no P-C
- Not shown: performance is on average 5% lower than HCC





Conclusions

- Programming a hardware-incoherent cache hierarchy is challenging
- Proposed HW extensions to manage it:
 - Flavors of WB and INV, including level-adaptive
 - Small *MEB* and *IEB* buffers next to the L1 cache
 - *ThreadMap* table in the cache controllers
- Proposed two user-friendly programming models
- Average performance only 5% lower than hardware-coherent caches
- Future work: Enhance the performance with advanced compiler support





Architecting and Programming a Hardware-Incoherent Multiprocessor Cache Hierarchy

Wooil Kim, Sanket Tavarageri, P. Sadayappan, Josep Torrellas

University of Illinois at Urbana-Champaign Ohio State University

IPDPS 2016. May 2016






Instruction Reordering by HW or Compiler

• Instruction ordering requirement

– WR \rightarrow WB \rightarrow Synchronization \rightarrow INV \rightarrow RD



- Other orderings are desirable (e.g. to reduce traffic)
- Cache lines can be evicted at any time





BACK-UP SLIDES






WB and INV Instructions

- Operate at line granularity to minimize cache modifications
- User unaware of the data placement
- Granularity of dirty bits may vary (from byte to entire line)
- Different flavors:
 - WB_byte // variable is a byte
 - WB_halfword
 - WB ALL // write back the whole cache
 - WB_L3 // push all the way to L3





Issued WB/INV



Reduction in issued WB/INV in some applications



