Homework 2

Total Points: 35 points

All students should solve all problems

Due Date: February 11 (Late work not accepted after 2:10 pm. See course information handout for details on extensions.)

Directions:

- All students must write and sign the following statement at the end of their homework submission. I2CS students are only required to print their name after the following statement. "I have read the honor code for this class in the course information handout and have done this homework in conformance with that code. I understand fully the penalty for violating the honor code policies for this class." No credit will be given for a submission that does not contain this signed statement.
- On top of the first page of your homework solutions, please write your and your partner's name(s) and NETID(s) (indicate which name is the partner), and whether you are an undergrad or grad student. On each successive page, write your NETID.
- Please show all work that you used to arrive at your answer. Answers without justification will not receive credit. Errors in numerical calculations will not be penalized. Cascading errors will usually be penalized only once.
- Homework must be submitted in class for on-campus students. I2CS students should email their homework as a MS Word or PDF file to the TAs (email: mdsinc12@illinois.edu and huzaifa2@illinois.edu). The subject of the email and the submitted file name MUST be "I2CS_HW_<Assignment_number>_<your_netid>".

Problem 1 [5 points]

Consider two different machines. The first has a single cycle datapath (i.e., a single stage, non-pipelined machine) with a cycle time of 5 ns. The second is a pipelined machine with 5 pipeline stages and a cycle time of 1 ns.

Part (a) [1 point] What is the speedup of the pipelined machine versus the single cycle machine assuming there are no stalls?

Part (b) [2 points] What is the speedup of the pipelined machine versus the single cycle machine if the pipeline stalls 1 cycle for 25% of the instructions?

Part (c) [2 points] Now consider a 4 stage pipeline machine with a cycle time of 1.1 ns. Again assuming no stalls, is this implementation faster or slower than the original 5 stage pipeline? Explain your answer.

Problem 2 [4 points]

Consider two different 5-stage pipeline machines (IF ID EX MEM WB). The first machine resolves branches in the ID stage, uses one branch delay slot, and can fill 75% of the delay slots with useful instructions. The second machine resolves branches in the EX stage and uses a predict-not-taken scheme. Assume that the cycle times of the machines are identical. Given that 20% of the instructions are branches, 25% of branches are taken, and that stalls are due to branches alone, which machine is faster? To get any credit, you must justify your answer.
Problem 3 [10 points]

Consider the following loop.

\textit{loop:}

1. \textit{SUBI R1, R1, #1}
2. \textit{LD R3, 0(R2)}
3. \textit{LD R4, 4(R2)}
4. \textit{MUL R5, R3, R4}
5. \textit{ADD R3, R5, R6}
6. \textit{ADDI R2, R2, #8}
7. \textit{BNEZ R1, loop}
8. \textit{ADD R10, R11, R12}

\textbf{Part (a) [4 points]} Identify all data dependencies (potential data hazards) in the given code snippet. Assume the loop takes exactly one iteration to complete. Specify if the data dependence is RAW, WAW or WAR.

\textbf{Part (b) [2 points]} Assume a 5-stage pipeline (IF ID EX MEM WB) without any forwarding or bypassing hardware, but with support for a register read and write in the same cycle. Also assume that branches are resolved in the ID stage and handled by stalling the pipeline. All stages take 1 cycle. Again, the loop takes one iteration to complete. Which dependencies from part (a) cause stalls? How many cycles does the loop take to execute?

\textbf{Part (c) [2 points]} Assume that the pipeline now supports full forwarding and bypassing. Furthermore, branches are handled as predicted-not-taken. As before, the loop takes one iteration to complete. Which dependencies from part (a) still cause stalls and why? How many cycles does the loop take to execute now?

\textbf{Part (d) [2 points]} If the pipeline from part (c) instead uses a branch delay slot, how would you schedule the instructions in the loop to minimize stalls? For this part, assume the loop takes multiple iterations to complete. Explain your answer.
Problem 4 [16 points]

For this problem, we will explore a pipeline for a register-memory architecture. The architecture has two instruction formats: a register-register format and a register-memory format. In the register-memory format, one of the operands for an ALU instruction could come from memory.

There is a single memory-addressing mode (offset + base register). The only non-branch register-memory instructions available have the format:

\[ Op \; Rdest, \; Rsrl, \; Rsr2 \]

or

\[ Op \; Rdest, \; Rsrl, \; MEM \]

where Op is one of the following: Add, Subtract, And, Or, Load (in which case Rsrl is ignored), or Store. Rsrl, Rsr2, and Rdest are registers. MEM is a (base register, offset) pair.

Branches compare two registers and, depending on the outcome of the comparison, move to a target address. The target address can be specified as a PC-relative offset or in a register (with no offset). Assume that the pipeline structure of the machine is as follows:

\[ IF \; RF \; ALU1 \; MEM \; ALU2 \; WB \]

The first ALU stage is used for effective address calculation for memory references and branches. The second ALU stage is used for operations and branch comparison. RF is both decode and register-fetch stage. Assume that when a register read and a register write of the same register occur in the same cycle, the write data is forwarded.

Part (a) [2 points] In this pipeline, performance is improved when sequences of

\[ LOAD \; R1, \; 4(R6) \]

\[ ADD \; R2, \; R2, \; R1 \]

can be replaced with

\[ ADD \; R2, \; 4(R6) \]

If 30% of all instructions are loads, what percentage of these loads must be eliminated for this new pipeline to have at least the same performance as the old pipeline? Adding the new instruction increases clock cycle time by 10% but does not affect CPI.

Part (b) [4 points] Find the number of adders, counting any adder or incrementor, needed to minimize the number of structural hazards. Justify why you need this number of adders.

Part (c) [4 points] Find the number of register read and write ports and memory read and write ports needed to minimize the number of structural hazards. Justify why you need this number of ports for the register file and memory.

Part (d) [3 points] Will data forwarding from the ALU2 stage to any of ALU1, MEM, or ALU2 stages reduce or avoid stalls? Explain your answer for each stage.

Part (e) [3 points] Will data forwarding from the MEM stage to any of ALU1, MEM, or ALU2 stages reduce or avoid stalls? Explain your answer for each stage.