## CS/ECE 374: Algorithms & Models of Computation

# Hamiltonian Cycle, 3-Color, Circuit-SAT

Lecture 24 April 25, 2023

**NP**: languages that have non-deterministic polynomial time algorithms

**NP**: languages that have non-deterministic polynomial time algorithms

A language L is NP-Complete iff

- L is in NP
- for every L' in NP,  $L' \leq_P L$

**NP**: languages that have non-deterministic polynomial time algorithms

A language L is NP-Complete iff

- L is in NP
- for every L' in NP,  $L' \leq_P L$

L is NP-Hard if for every L' in NP,  $L' \leq_P L$ .

**NP**: languages that have non-deterministic polynomial time algorithms

A language L is NP-Complete iff


- L is in NP
- for every L' in NP,  $L' \leq_P L$

L is NP-Hard if for every L' in NP,  $L' \leq_P L$ .

#### Theorem (Cook-Levin)

**SAT** is NP-Complete.

### **Pictorial View**



#### P and NP

#### Possible scenarios:

- $\mathbf{0} P = NP.$
- $\mathbf{O} P \neq \mathbf{NP}$

#### P and NP

Possible scenarios:

- $\mathbf{0} P = NP.$
- $\bullet$  P  $\neq$  NP

Question: Suppose  $P \neq NP$ . Is every problem in  $NP \setminus P$  also NP-Complete?

#### P and NP

Possible scenarios:

- $\bullet$  P = NP.
- $\bigcirc$  P  $\neq$  NP

Question: Suppose  $P \neq NP$ . Is every problem in  $NP \setminus P$  also NP-Complete?

#### Theorem (Ladner)

If  $P \neq NP$  then there is a problem/language  $X \in NP \setminus P$  such that X is not NP-Complete.

In fact a hierarcy of problems. However, no natural candidate.

## **Today**

NP-Completeness of three problems:

- Hamiltonian Cycle
- 3-Color
- Circuit SAT

Important: understanding the problems and that they are hard.


Proofs and reductions will be sketchy and mainly to give a flavor

## Part I

# NP-Completeness of Hamiltonian Cycle

## **Directed Hamiltonian Cycle**


**Input** Given a directed graph G = (V, E) with n vertices **Goal** Does G have a Hamiltonian cycle?




## **Directed Hamiltonian Cycle**

Input Given a directed graph G = (V, E) with n vertices Goal Does G have a Hamiltonian cycle?

 A Hamiltonian cycle is a cycle in the graph that visits every vertex in G exactly once



## Is the following graph Hamiltonianan?



- Yes.
- No.

## Directed Hamiltonian Cycle is NP-Complete

- Directed Hamiltonian Cycle is in NP: exercise
- Hardness: We will show
  - 3-SAT  $\leq_P$  Directed Hamiltonian Cycle

### Reduction

Given 3-SAT formula arphi create a graph  $extbf{\emph{G}}_{arphi}$  such that

- ullet  $G_{arphi}$  has a Hamiltonian cycle if and only if  $oldsymbol{arphi}$  is satisfiable
- $oldsymbol{G}_{arphi}$  should be constructible from arphi by a polynomial time algorithm  $oldsymbol{\mathcal{A}}$


Notation:  $\varphi$  has n variables  $x_1, x_2, \ldots, x_n$  and m clauses  $C_1, C_2, \ldots, C_m$ .

#### Reduction: First Ideas


- Viewing SAT: Assign values to n variables, and each clauses has 3 ways in which it can be satisfied.
- Construct graph with 2<sup>n</sup> Hamiltonian cycles, where each cycle corresponds to some boolean assignment.
- Then add more graph structure to encode constraints on assignments imposed by the clauses.

#### The Reduction: Phase I


- Traverse path i from left to right iff  $x_i$  is set to true
- Each path has 3(m+1) nodes where m is number of clauses in  $\varphi$ ; nodes numbered from left to right (1 to 3m + 3)





Converting  $\varphi$  to a graph





Converting  $\varphi$  to a graph














Converting  $\varphi$  to a graph





Converting  $\varphi$  to a graph





Converting  $\varphi$  to a graph


















Converting  $\varphi$  to a graph





Converting  $\varphi$  to a graph


























#### **Correctness Proof**

#### **Theorem**

arphi has a satisfying assignment iff  $extbf{G}_{arphi}$  has a Hamiltonian cycle.

Based on proving following two lemmas.

#### Lemma

If  $\varphi$  has a satisfying assignment then  $G_{\varphi}$  has a Hamilton cycle.

#### Lemma

If  $G_{\varphi}$  has a Hamilton cycle then  $\varphi$  has a satisfying assignment.

# Satisfying assignment ⇒ Hamiltonian Cycle


#### Lemma

If  $\varphi$  has a satisfying assignment then  $G_{\varphi}$  has a Hamilton cycle.


#### Proof.

- $\Rightarrow$  Let **a** be the satisfying assignment for  $\varphi$ . Define Hamiltonian cycle as follows
  - If  $a(x_i) = 1$  then traverse path i from left to right
  - If  $a(x_i) = 0$  then traverse path *i* from right to left
  - For each clause, path of at least one variable is in the "right" direction to splice in the node corresponding to clause







Satisfying assignment:  $x_1 = 0$ ,  $x_2 = 1$ ,  $x_3 = 0$ ,  $x_4 = 1$ 



Satisfying assignment:  $x_1 = 0$ ,  $x_2 = 1$ ,  $x_3 = 0$ ,  $x_4 = 1$ 



Satisfying assignment:  $x_1 = 0$ ,  $x_2 = 1$ ,  $x_3 = 0$ ,  $x_4 = 1$ 



Satisfying assignment:  $x_1 = 0$ ,  $x_2 = 1$ ,  $x_3 = 0$ ,  $x_4 = 1$ 

# Hamiltonian Cycle ⇒ Satisfying assignment

Suppose  $\Pi$  is a Hamiltonian cycle in  $G_{\varphi}$ 

#### Definition

We say  $\Pi$  is *canonical* if for each clause vertex  $c_j$  the edge of  $\Pi$  entering  $c_j$  and edge of  $\Pi$  leaving  $c_j$  are from the same path corresponding to some variable  $x_i$ . Otherwise  $\Pi$  is *non-canonical* or emphcheating.

# Hamiltonian Cycle ⇒ Satisfying assignment

Suppose  $\Pi$  is a Hamiltonian cycle in  $G_{\varphi}$ 

#### **Definition**


We say  $\Pi$  is *canonical* if for each clause vertex  $c_j$  the edge of  $\Pi$  entering  $c_j$  and edge of  $\Pi$  leaving  $c_j$  are from the same path corresponding to some variable  $x_i$ . Otherwise  $\Pi$  is *non-canonical* or emphcheating.

#### Lemma

Every Hamilton cycle in  $G_{\varphi}$  is canonical.


# Reduction: Hamiltonian cycle $\implies \exists$ satisfying assignment

No shenanigan: Hamiltonian cycle can not leave a row in the middle




# Reduction: Hamiltonian cycle $\implies \exists$ satisfying assignment

No shenanigan: Hamiltonian cycle can not leave a row in the middle



# Reduction: Hamiltonian cycle $\implies \exists$ satisfying assignment

No shenanigan: Hamiltonian cycle can not leave a row in the middle



#### **Proof of Lemma**

#### Lemma

Every Hamilton cycle in  $G_{\varphi}$  is canonical.

- If  $\Pi$  enters  $c_j$  (vertex for clause  $C_j$ ) from vertex 3j on path i then it must leave the clause vertex on edge to 3j+1 on the same path i
  - If not, then only unvisited neighbor of 3j + 1 on path i is 3j + 2
  - Thus, we don't have two unvisited neighbors (one to enter from, and the other to leave) to have a Hamiltonian Cycle
- Similarly, if  $\Pi$  enters  $c_j$  from vertex 3j + 1 on path i then it must leave the clause vertex  $c_j$  on edge to 3j on path i

# Hamiltonian Cycle $\Longrightarrow$ Satisfying assignment (contd)

#### Lemma

Any canonical Hamilton cycle in  $G_{\varphi}$  corresponds to a satisfying truth assignment to  $\varphi$ .

Consider a canonical Hamilton cycle  $\Pi$ .

- For every clause vertex c<sub>j</sub>, vertices visited immediately before and after c<sub>j</sub> are connected by an edge on same path corresponding to some variable x<sub>i</sub>
- We can remove  $c_j$  from cycle, and get Hamiltonian cycle in  $G c_j$
- Hamiltonian cycle from  $\Pi$  in  $G \{c_1, \dots c_m\}$  traverses each path in only one direction, which determines truth assignment
- ullet Easy to verify that this truth assignment satisfies arphi

# Hamiltonian Cycle in Undirected Graphs

#### **Problem**

**Input** Given undirected graph G = (V, E)

**Goal** Does **G** have a Hamiltonian cycle? That is, is there a cycle that visits every vertex exactly one (except start and end vertex)?

## **NP-Completeness**

#### Theorem

Hamiltonian cycle problem for undirected graphs is NP-Complete.

#### Proof.

- The problem is in NP; proof left as exercise.
- $\bullet$  Hardness proved by reducing Directed Hamiltonian Cycle to this problem  $\hfill\Box$


Goal: Given directed graph G, need to construct undirected graph G' such that G has Hamiltonian Cycle iff G' has Hamiltonian Cycle

# Reduction

Goal: Given directed graph G, need to construct undirected graph G' such that G has Hamiltonian Cycle iff G' has Hamiltonian Cycle

#### Reduction


Replace each vertex v by 3 vertices: v<sub>in</sub>, v, and v<sub>out</sub>



Goal: Given directed graph G, need to construct undirected graph G' such that G has Hamiltonian Cycle iff G' has Hamiltonian Cycle

#### Reduction


- Replace each vertex v by 3 vertices:  $v_{in}$ , v, and  $v_{out}$
- A directed edge (a, b) is replaced by edge  $\{a_{out}, b_{in}\}$




Goal: Given directed graph G, need to construct undirected graph G' such that G has Hamiltonian Cycle iff G' has Hamiltonian Cycle


#### Reduction

- Replace each vertex v by 3 vertices:  $v_{in}$ , v, and  $v_{out}$
- A directed edge (a, b) is replaced by edge  $\{a_{out}, b_{in}\}$






Directed to Undirected




25

Spring 2023


Directed to Undirected



Directed to Undirected



Directed to Undirected



## **Reduction: Wrapup**

- The reduction is polynomial time (exercise)
- The reduction is correct (exercise)

#### Hamiltonian Path

Input Given a graph G = (V, E) with n vertices Goal Does G have a Hamiltonian path?

 A Hamiltonian path is a path in the graph that visits every vertex in G exactly once

#### **Hamiltonian Path**

Input Given a graph G = (V, E) with n vertices Goal Does G have a Hamiltonian path?

 A Hamiltonian path is a path in the graph that visits every vertex in G exactly once

#### Theorem

**Directed Hamiltonian Path** and **Undirected Hamiltonian Path** are NP-Complete.

Easy to modify the reduction from **3-SAT** to **Halitonian Cycle** or do a reduction from **Halitonian Cycle** 

### **Implications**

Prove that the following problems are **NP-Complete** in both undirected and directed graphs.

**Longest Simple** s-t **Path**: given G = (V, E), s,  $t \in V$ , and integer k, is there an s-t path of length at least k?

Shortest Traveling Salesman Tour: given G = (V, E) and integer k, is there a closed walk of length at most k such that it starts at a vertex s and visits/contains all the vertices?

#### Part II

# NP-Completeness of Graph Coloring

# **Graph Coloring**

#### **Problem: Graph Coloring**


**Instance:** G = (V, E): Undirected graph, integer k. **Question:** Can the vertices of the graph be colored using k colors so that vertices connected by an edge do not get the same color?

### **Problem: 3 Coloring**

**Instance:** G = (V, E): Undirected graph.

**Question:** Can the vertices of the graph be colored using 3 colors so that vertices connected by an edge do

not get the same color?




### **Problem: 3 Coloring**

**Instance:** G = (V, E): Undirected graph.

**Question:** Can the vertices of the graph be colored using 3 colors so that vertices connected by an edge do

not get the same color?



Observation: If G is colored with k colors then each color class (nodes of same color) form an independent set in G. Thus, G can be partitioned into k independent sets iff G is k-colorable.

Observation: If G is colored with k colors then each color class (nodes of same color) form an independent set in G. Thus, G can be partitioned into k independent sets iff G is k-colorable.

Graph 2-Coloring can be decided in polynomial time.

Observation: If G is colored with k colors then each color class (nodes of same color) form an independent set in G. Thus, G can be partitioned into k independent sets iff G is k-colorable.

Graph 2-Coloring can be decided in polynomial time.

**G** is 2-colorable iff **G** is bipartite!

Observation: If G is colored with k colors then each color class (nodes of same color) form an independent set in G. Thus, G can be partitioned into k independent sets iff G is k-colorable.

Graph 2-Coloring can be decided in polynomial time.

 ${m G}$  is 2-colorable iff  ${m G}$  is bipartite! There is a linear time algorithm to check if  ${m G}$  is bipartite using BFS

# **Graph Coloring and Register Allocation**

### **Register Allocation**

Assign variables to (at most) k registers such that variables needed at the same time are not assigned to the same register

### Interference Graph

Vertices are variables, and there is an edge between two vertices, if the two variables are "live" at the same time.

#### **Observations**

- [Chaitin] Register allocation problem is equivalent to coloring the interference graph with *k* colors
- Moreover, 3-COLOR  $\leq_P$  k-Register Allocation, for any k > 3

33

# **Class Room Scheduling**

Given n classes and their meeting times, are k rooms sufficient?

Reduce to Graph k-Coloring problem

Create graph G

- a node  $v_i$  for each class i
- an edge between  $v_i$  and  $v_j$  if classes i and j conflict

Exercise: G is k-colorable iff k rooms are sufficient

# Frequency Assignments in Cellular Networks

Cellular telephone systems that use Frequency Division Multiple Access (FDMA) (example: GSM in Europe and Asia and AT&T in USA)

- Breakup a frequency range [a, b] into disjoint bands of frequencies  $[a_0, b_0], [a_1, b_1], \ldots, [a_k, b_k]$
- Each cell phone tower (simplifying) gets one band
- Constraint: nearby towers cannot be assigned same band, otherwise signals will interference

# Frequency Assignments in Cellular Networks

Cellular telephone systems that use Frequency Division Multiple Access (FDMA) (example: GSM in Europe and Asia and AT&T in USA)


- Breakup a frequency range [a, b] into disjoint bands of frequencies  $[a_0, b_0], [a_1, b_1], \ldots, [a_k, b_k]$
- Each cell phone tower (simplifying) gets one band
- Constraint: nearby towers cannot be assigned same band, otherwise signals will interference

Problem: given k bands and some region with n towers, is there a way to assign the bands to avoid interference?

Can reduce to k-coloring by creating intereference/conflict graph on towers.

# 3 color this gadget.


You are given three colors: red, green and blue. Can the following graph be three colored in a valid way (assuming that some of the nodes are already colored as indicated).



- Yes.
- No.

# 3 color this gadget II

You are given three colors: red, green and blue. Can the following graph be three colored in a valid way (assuming that some of the nodes are already colored as indicated).



- Yes.
- No.

# **3-Coloring is NP-Complete**


- 3-Coloring is in NP.
  - Non-deterministically guess a 3-coloring for each node
  - Check if for each edge (u, v), the color of u is different from that of v.
- Hardness: We will show 3-SAT  $\leq_P$  3-Coloring.

### **Reduction Idea**

Start with **3SAT** formula (i.e., 3CNF formula)  $\varphi$  with n variables  $x_1, \ldots, x_n$  and m clauses  $C_1, \ldots, C_m$ . Create graph  $G_{\varphi}$  such that  $G_{\varphi}$  is 3-colorable iff  $\varphi$  is satisfiable

- need to establish truth assignment for  $x_1, \ldots, x_n$  via colors for some nodes in  $G_{\omega}$ .
- create triangle with node True, False, Base
- for each variable  $x_i$  two nodes  $v_i$  and  $\bar{v}_i$  connected in a triangle with common Base
- If graph is 3-colored, either  $v_i$  or  $\bar{v}_i$  gets the same color as True. Interpret this as a truth assignment to  $v_i$
- Need to add constraints to ensure clauses are satisfied (next phase)

# **Figure**




# **Clause Satisfiability Gadget**

For each clause  $C_i = (a \lor b \lor c)$ , create a small gadget graph

- gadget graph connects to nodes corresponding to a, b, c
- needs to implement OR

### OR-gadget-graph:




### **OR-Gadget Graph**

Property: if **a**, **b**, **c** are colored False in a 3-coloring then output node of OR-gadget has to be colored False.


Property: if one of a, b, c is colored True then OR-gadget can be 3-colored such that output node of OR-gadget is colored True.

### Reduction

- create triangle with nodes True, False, Base
- for each variable  $x_i$  two nodes  $v_i$  and  $\bar{v}_i$  connected in a triangle with common Base
- for each clause  $C_j = (a \lor b \lor c)$ , add OR-gadget graph with input nodes a, b, c and connect output node of gadget to both False and Base




### Reduction



### **Claim**


No legal 3-coloring of above graph (with coloring of nodes T, F, B fixed) in which a, b, c are colored False. If any of a, b, c are colored True then there is a legal 3-coloring of above graph.

# 3 coloring of the clause gadget



45

# Reduction: Figure



arphi is satisfiable implies  $extbf{\emph{G}}_{arphi}$  is 3-colorable

• if  $x_i$  is assigned True, color  $v_i$  True and  $\bar{v}_i$  False

47

- arphi is satisfiable implies  $extbf{\emph{G}}_{arphi}$  is 3-colorable
  - if  $x_i$  is assigned True, color  $v_i$  True and  $\bar{v}_i$  False
  - for each clause  $C_j = (a \lor b \lor c)$  at least one of a, b, c is colored True. OR-gadget for  $C_j$  can be 3-colored such that output is True.

- arphi is satisfiable implies  $extbf{\emph{G}}_{arphi}$  is 3-colorable
  - if  $x_i$  is assigned True, color  $v_i$  True and  $\bar{v}_i$  False
  - for each clause  $C_j = (a \lor b \lor c)$  at least one of a, b, c is colored True. OR-gadget for  $C_j$  can be 3-colored such that output is True.

- arphi is satisfiable implies  $extbf{\emph{G}}_{arphi}$  is 3-colorable
  - if  $x_i$  is assigned True, color  $v_i$  True and  $\bar{v}_i$  False
  - for each clause  $C_j = (a \lor b \lor c)$  at least one of a, b, c is colored True. OR-gadget for  $C_j$  can be 3-colored such that output is True.

 $G_{\varphi}$  is 3-colorable implies  $\varphi$  is satisfiable

• if  $v_i$  is colored True then set  $x_i$  to be True, this is a legal truth assignment

- arphi is satisfiable implies  $extbf{\emph{G}}_{arphi}$  is 3-colorable
  - if  $x_i$  is assigned True, color  $v_i$  True and  $\bar{v}_i$  False
  - for each clause  $C_j = (a \lor b \lor c)$  at least one of a, b, c is colored True. OR-gadget for  $C_j$  can be 3-colored such that output is True.

### $G_{\varphi}$ is 3-colorable implies $\varphi$ is satisfiable

- if  $v_i$  is colored True then set  $x_i$  to be True, this is a legal truth assignment
- consider any clause  $C_j = (a \lor b \lor c)$ . it cannot be that all a, b, c are False. If so, output of OR-gadget for  $C_j$  has to be colored False but output is connected to Base and False!

# Part III


# Circuit SAT

48

### **Circuits**

#### **Definition**

A circuit is a directed acyclic graph with




- Input vertices (without incoming edges) labelled with 0, 1 or a distinct variable.
- ② Every other vertex is labelled ∨, ∧ or ¬.
- Single node output vertex with no outgoing edges.

### **Circuits**

#### **Definition**

A circuit is a directed acyclic graph with




- Input vertices (without incoming edges) labelled with
   0, 1 or a distinct variable.
- ② Every other vertex is labelled ∨, ∧ or ¬.
- Single node output vertex with no outgoing edges.

### **Circuits**

#### **Definition**

A circuit is a directed acyclic graph with



- Input vertices (without incoming edges) labelled with 0, 1 or a distinct variable.
- ② Every other vertex is labelled ∨, ∧ or ¬.
- Single node output vertex with no outgoing edges.

### **CSAT**: Circuit Satisfaction

### **Definition** (Circuit Satisfaction (CSAT).)

Given a circuit as input, is there an assignment to the input variables that causes the output to get value 1?

50

### **CSAT**: Circuit Satisfaction

### **Definition (Circuit Satisfaction (CSAT).)**

Given a circuit as input, is there an assignment to the input variables that causes the output to get value 1?

### Claim

**CSAT** is in NP.

- Certificate: Assignment to input variables.
- Certifier: Evaluate the value of each gate in a topological sort of DAG and check the output gate value.

### Circuit SAT vs SAT

CNF formulas are a rather restricted form of Boolean formulas.

Circuits are a much more powerful (and hence easier) way to express Boolean formulas

51

### Circuit SAT vs SAT

CNF formulas are a rather restricted form of Boolean formulas.

Circuits are a much more powerful (and hence easier) way to express Boolean formulas

However they are equivalent in terms of polynomial-time solvability.

### **Theorem**

 $SAT <_P 3SAT <_P CSAT$ .

#### Theorem

 $\mathsf{CSAT} \leq_P \mathsf{SAT} \leq_P \mathsf{3SAT}.$ 

# Converting a CNF formula into a Circuit

Given 3CNF formulat  $\varphi$  with n variables and m clauses, create a Circuit C.


- Inputs to C are the n boolean variables  $x_1, x_2, \ldots, x_n$
- Use NOT gate to generate literal  $\neg x_i$  for each variable  $x_i$
- For each clause  $(\ell_1 \lor \ell_2 \lor \ell_3)$  use two OR gates to mimic formula
- Combine the outputs for the clauses using AND gates to obtain the final output

### **Example**


$$\varphi = \left(x_1 \lor \lor x_3 \lor x_4\right) \land \left(x_1 \lor \neg x_2 \lor \neg x_3\right) \land \left(\neg x_2 \lor \neg x_3 \lor x_4\right)$$

53


Label the nodes



Introduce a variable for each node




(B) Label the nodes.



(C) Introduce var for each node.

Write a sub-formula for each variable that is true if the var is computed correctly.



(C) Introduce var for each node.


$$x_k$$
 (Demand a sat' assignment!)  
 $x_k = x_i \wedge x_j$   
 $x_j = x_g \wedge x_h$   
 $x_i = \neg x_f$   
 $x_h = x_d \vee x_e$   
 $x_g = x_b \vee x_c$   
 $x_f = x_a \wedge x_b$   
 $x_d = 0$   
 $x_a = 1$ 

(D) Write a sub-formula for each variable that is true if the var is computed correctly.

Convert each sub-formula to an equivalent CNF formula

× <sub>k</sub>	x <sub>k</sub>
$x_k = x_i \wedge x_j$	$   (\neg x_k \lor x_i) \land (\neg x_k \lor x_j) \land (x_k \lor \neg x_i \lor \neg x_j)   $
$x_j = x_g \wedge x_h$	
$x_i = \neg x_f$	$(x_i \vee x_f) \wedge (\neg x_i \vee \neg x_f)$
$x_h = x_d \vee x_e$	$(x_h \vee \neg x_d) \wedge (x_h \vee \neg x_e) \wedge (\neg x_h \vee x_d \vee x_e)$
$x_g = x_b \vee x_c$	$(x_g \vee \neg x_b) \wedge (x_g \vee \neg x_c) \wedge (\neg x_g \vee x_b \vee x_c)$
$x_f = x_a \wedge x_b$	
$x_d = 0$	$\neg x_d$
$x_a = 1$	X <sub>a</sub>

Take the conjunction of all the CNF sub-formulas



$$x_{k} \wedge (\neg x_{k} \vee x_{i}) \wedge (\neg x_{k} \vee x_{j})$$

$$\wedge (x_{k} \vee \neg x_{i} \vee \neg x_{j}) \wedge (\neg x_{j} \vee x_{g})$$

$$\wedge (\neg x_{j} \vee x_{h}) \wedge (x_{j} \vee \neg x_{g} \vee \neg x_{h})$$

$$\wedge (x_{i} \vee x_{f}) \wedge (\neg x_{i} \vee \neg x_{f})$$

$$\wedge (x_{h} \vee \neg x_{d}) \wedge (x_{h} \vee \neg x_{e})$$

$$\wedge (\neg x_{h} \vee x_{d} \vee x_{e}) \wedge (x_{g} \vee \neg x_{b})$$

$$\wedge (x_{g} \vee \neg x_{c}) \wedge (\neg x_{g} \vee x_{b} \vee x_{c})$$

$$\wedge (\neg x_{f} \vee x_{a}) \wedge (\neg x_{f} \vee x_{b})$$

$$\wedge (x_{f} \vee \neg x_{a} \vee \neg x_{b}) \wedge (\neg x_{d}) \wedge x_{a}$$

We got a CNF formula that is satisfiable if and only if the original circuit is satisfiable.

## Reduction: CSAT $\leq_P$ SAT

- For each gate (vertex) v in the circuit, create a variable  $x_v$
- **2** Case  $\neg$ : v is labeled  $\neg$  and has one incoming edge from u (so  $x_v = \neg x_u$ ). In **SAT** formula generate, add clauses  $(x_u \lor x_v)$ ,  $(\neg x_u \lor \neg x_v)$ . Observe that

$$x_{\mathbf{v}} = \neg x_{\mathbf{u}}$$
 is true  $\iff$   $(x_{\mathbf{u}} \lor x_{\mathbf{v}})$  both true.

# Reduction: CSAT $<_P$ SAT

Continued...

• Case  $\vee$ : So  $x_v = x_u \vee x_w$ . In **SAT** formula generated, add clauses  $(x_v \vee \neg x_u)$ ,  $(x_v \vee \neg x_w)$ , and  $(\neg x_v \vee x_u \vee x_w)$ . Again, observe that

# Reduction: CSAT $<_P$ SAT

Continued...

**1** Case ∧: So  $x_v = x_u \wedge x_w$ . In **SAT** formula generated, add clauses  $(\neg x_v \vee x_u)$ ,  $(\neg x_v \vee x_w)$ , and  $(x_v \vee \neg x_u \vee \neg x_w)$ . Again observe that

$$x_{\mathbf{v}} = x_{\mathbf{u}} \wedge x_{\mathbf{w}}$$
 is true  $\iff$   $(\neg x_{\mathbf{v}} \vee x_{\mathbf{u}}), (\neg x_{\mathbf{v}} \vee x_{\mathbf{w}}), (x_{\mathbf{v}} \vee \neg x_{\mathbf{u}} \vee \neg x_{\mathbf{w}})$  all true.

# Reduction: CSAT $\leq_P$ SAT

Continued...

- If v is an input gate with a fixed value then we do the following. If  $x_v = 1$  add clause  $x_v$ . If  $x_v = 0$  add clause  $\neg x_v$
- 2 Add the clause  $x_v$  where v is the variable for the output gate

Need to show circuit C is satisfiable iff  $\varphi_C$  is satisfiable

- $\Rightarrow$  Consider a satisfying assignment a for C
  - Find values of all gates in C under a
  - 2 Give value of gate v to variable  $x_v$ ; call this assignment a'
  - 3 a' satisfies  $\varphi_{\mathcal{C}}$  (exercise)
- $\Leftarrow$  Consider a satisfying assignment **a** for  $\varphi_{\mathcal{C}}$ 
  - **1** Let a' be the restriction of a to only the input variables
  - 2 Value of gate v under a' is the same as value of  $x_v$  in a
  - Thus, a' satisfies C

# List of NP-Complete Problems to Remember

### **Problems**

- SAT
- **2** 3SAT
- CircuitSAT
- Independent Set
- Clique
- Vertex Cover
- Hamilton Cycle and Hamilton Path in both directed and undirected graphs
- 3 3 Color and Color