Pre-lecture brain teaser

We know that SAT is NP-complete which measn that it is in NP-Hard. HALT is also in NP-Hard. Is SAT reducible to HALT?

CS/ECE-374: Lecture 27 - More NP-Complete reductions

Lecturer: Nickvash Kani


Chat moderator: Samir Khan

April 29, 2021

University of Illinois at Urbana-Champaign

Pre-lecture brain teaser

We know that SAT is NP-complete which measn that it is in NP-Hard. HALT is also in NP-Hard. Is SAT reducible to HALT? Yes - HALT is NP-Hard which for all $x \in NP \quad x \leq p$ thereor SAT \leq_p HALT



Today

NP-Completeness of three problems:

- Undirected HC problem
- 3-Color Problem
- Circuit SAT

Important: understanding the problems and that they are hard.

Proofs and reductions will be sketchy and mainly to give a flavor

graph

Hamiltonian cycle in undirected

Hamiltonian Cycle in *Undirected* Graphs

Input Given undirected graph G = (V, E)

Goal Does G have a Hamiltonian cycle? That is, is there a cycle that visits every vertex exactly one (except start and end vertex)?

NP-Completeness

Theorem Hamiltonian cycle problem for undirected graphs is NP-Complete.

Proof.


- The problem is in NP; proof left as exercise.
- Hardness proved by reducing Directed Hamiltonian Cycle to this problem

Goal: Given directed graph *G*, need to construct undirected graph *G'* such that *G* has Hamiltonian Path iff *G'* has Hamiltonian path

Reduction

•


•



Goal: Given directed graph *G*, need to construct undirected graph *G'* such that *G* has Hamiltonian Path iff *G'* has Hamiltonian path

Reduction


- Replace each vertex v by 3 vertices: v_{in} , v, and v_{out}
- .



Goal: Given directed graph *G*, need to construct undirected graph *G'* such that *G* has Hamiltonian Path iff *G'* has Hamiltonian path

Reduction


- Replace each vertex v by 3 vertices: v_{in} , v, and v_{out}
- A directed edge (a, b) is replaced by edge (a_{out}, b_{in})



Goal: Given directed graph *G*, need to construct undirected graph *G'* such that *G* has Hamiltonian Path iff *G'* has Hamiltonian path


Reduction

- Replace each vertex v by 3 vertices: v_{in} , v, and v_{out}
- A directed edge (a, b) is replaced by edge (a_{out}, b_{in})




Reduction Sketch Example

Graph with cycle:




Reduction Sketch Example

Graph with cycle:



Graph without cycle:



NP-Completeness of Graph Coloring

Graph Coloring

Problem: Graph Coloring


Instance: G = (V, E): Undirected graph, integer k. **Question:** Can the vertices of the graph be colored using k colors so that vertices connected by an edge do not get the same color?

Graph 3-Coloring

Problem: 3 Coloring

Instance: G = (V, E): Undirected graph.

Question: Can the vertices of the graph be colored using 3 colors so that vertices connected by an edge do not get the same color?




Graph 3-Coloring

Problem: 3 Coloring

Instance: G = (V, E): Undirected graph.

Question: Can the vertices of the graph be colored using 3 colors so that vertices connected by an edge do not get the same color?



Graph Coloring

Observation: If G is colored with k colors then each color class (nodes of same color) form an independent set in G. Thus, G can be partitioned into k independent sets iff G is k-colorable.

Graph 2-Coloring can be decided in polynomial time.

G is 2-colorable iff G is bipartite! There is a linear time algorithm to check if G is bipartite using Breadth-first-Search

Problems related to graph coloring

Graph Coloring and Register Allocation

Register Allocation

Assign variables to (at most) *k* registers such that variables needed at the same time are not assigned to the same register

Interference Graph

Vertices are variables, and there is an edge between two vertices, if the two variables are "live" at the same time.

Observations

- [Chaitin] Register allocation problem is equivalent to coloring the interference graph with *k* colors
- Moreover, 3-COLOR $\leq_P k$ Register Allocation, for any $k \geq 3$

Class Room Scheduling

Given *n* classes and their meeting times, are *k* rooms sufficient?

Reduce to Graph k-Coloring problem

Create graph G

- a node v_i for each class i
- an edge between v_i and v_j if classes i and j conflict

Exercise: G is k-colorable iff k rooms are sufficient

Frequency Assignments in Cellular Networks

Cellular telephone systems that use Frequency Division Multiple Access (FDMA) (example: GSM in Europe and Asia and AT&T in USA)

- Breakup a frequency range [a,b] into disjoint bands of frequencies $[a_0,b_0],[a_1,b_1],\ldots,[a_k,b_k]$
- Each cell phone tower (simplifying) gets one band
- Constraint: nearby towers cannot be assigned same band, otherwise signals will interference

Frequency Assignments in Cellular Networks

Cellular telephone systems that use Frequency Division Multiple Access (FDMA) (example: GSM in Europe and Asia and AT&T in USA)

- Breakup a frequency range [a, b] into disjoint bands of frequencies $[a_0, b_0], [a_1, b_1], \dots, [a_k, b_k]$
- · Each cell phone tower (simplifying) gets one band
- Constraint: nearby towers cannot be assigned same band, otherwise signals will interference

Problem: given *k* bands and some region with *n* towers, is there a way to assign the bands to avoid interference?

Can reduce to *k*-coloring by creating intereference/conflict graph on towers.

Showing hardness of 3 COLORING

3-Coloring is NP-Complete

- · 3-Coloring is in NP. Building a poly certifier D(E)
- Non-deterministically guess a 3-coloring for each node
 - Check if for each edge (u, v), the color of u is different from that of v.
 - Hardness: We will show 3-SAT \leq_P 3-Coloring.

Reduction Idea

Start with **3SAT** formula (i.e., 3CNF formula) φ with n variables x_1, \ldots, x_n and m clauses C_1, \ldots, C_m . Create graph G_{φ} such that G_{φ} is 3-colorable iff φ is satisfiable

- need to establish truth assignment for x_1, \ldots, x_n via colors for some nodes in G_{φ} .
- · create triangle with node True, False, Base
- for each variable x_i two nodes v_i and $\bar{v_i}$ connected in a triangle with common Base
- If graph is 3-colored, either v_i or $\bar{v_i}$ gets the same color as True. Interpret this as a truth assignment to v_i
- Need to add constraints to ensure clauses are satisfied (next phase)

We want to create a gadget that:

- Is 3 colorable if at least one of the literals is true
- Not 3-colorable if none of the literals are true

We want to create a gadget that:

- Is 3 colorable if at least one of the literals is true
- Not 3-colorable if none of the literals are true

Let's start off with the simplest SAT we containly of:

$$\varphi = f(x_1, x_2) = (x_1 \vee x_2) \begin{cases} x_1 x_2 \\ \vdots \\ x_n \end{cases} = \begin{cases} x_1, x_2 \\ \vdots \\ x_n \end{cases}$$
 (1)

We want to create a gadget that:


- Is 3 colorable if at least one of the literals is true
- · Not 3-colorable if none of the literals are true



Let's start off with the simplest SAT we cna think of:

$$f(x_1, x_2) = (x_1 \lor x_2)$$

Assume green=true and red=false,



We want to create a gadget that:


- Is 3 colorable if at least one of the literals is true
- Not 3-colorable if none of the literals are true

Let's try some stuff:

We want to create a gadget that:

- Is 3 colorable if at least one of the literals is true
- Not 3-colorable if none of the literals are true

Seems to work:



We want to create a gadget that:

- Is 3 colorable if at least one of the literals is true
- Not 3-colorable if none of the literals are true


How do we do the same thing for 3 variables?:

$$f(x_1, x_2, x_3) = (x_1 \lor x_2 \lor x_3) \tag{2}$$

Assume green=true and red=false,

3 color this gadget II

You are given three colors: red, green and blue. Can the following graph be three colored in a valid way (assuming that some of the nodes are already colored as indicated).




a Yes.

b No

3 color this gadget.


You are given three colors: red, green and blue. Can the following graph be three colored in a valid way (assuming that some of the nodes are already colored as indicated).



a Yes.



3-coloring of the clause gadget




Reduction Idea II - Literal Assignment I

Next we need a gadget that assigns literals. Our previously constructed gadget assumes:

- All literals are either red or green.
- Need to limit graph so only x_1 or $\overline{x_1}$ is green. Other must be red

Reduction Idea II - Literal Assignment II




Review Clause Satisfiability Gadget

For each clause $C_i = (a \lor b \lor c)$, create a small gadget graph

- gadget graph connects to nodes corresponding to a, b, c
- needs to implement OR

OR-gadget-graph:




OR-Gadget Graph

Property: if a, b, c are colored False in a 3-coloring then output node of OR-gadget has to be colored False.


Property: if one of a, b, c is colored True then OR-gadget can be 3-colored such that output node of OR-gadget is colored True.

Reduction

- · create triangle with nodes True, False, Base
- for each variable x_i two nodes v_i and $\bar{v_i}$ connected in a triangle with common Base
- for each clause $C_j = (a \lor b \lor c)$, add OR-gadget graph with input nodes a, b, c and connect output node of gadget to both False and Base



Reduction




Lemma

No legal 3-coloring of above graph (with coloring of nodes T, F, B fixed) in which a, b, c are colored False. If any of a, b, c are colored True then there is a legal 3-coloring of above graph.

Reduction Outline

Example
$$\varphi = (u \lor \neg v \lor w) \land (v \lor x \lor \neg y)$$



 φ is satisfiable implies G_{φ} is 3-colorable

• if x_i is assigned True, color v_i True and $\bar{v_i}$ False

 φ is satisfiable implies G_{φ} is 3-colorable

- if x_i is assigned True, color v_i True and $\bar{v_i}$ False
- for each clause $C_j = (a \lor b \lor c)$ at least one of a, b, c is colored True. OR-gadget for C_j can be 3-colored such that output is True.

 φ is satisfiable implies G_{φ} is 3-colorable

- if x_i is assigned True, color v_i True and $\bar{v_i}$ False
- for each clause $C_j = (a \lor b \lor c)$ at least one of a, b, c is colored True. OR-gadget for C_j can be 3-colored such that output is True.

 φ is satisfiable implies G_{φ} is 3-colorable

- if x_i is assigned True, color v_i True and $\bar{v_i}$ False
- for each clause $C_j = (a \lor b \lor c)$ at least one of a, b, c is colored True. OR-gadget for C_j can be 3-colored such that output is True.

 G_{φ} is 3-colorable implies φ is satisfiable

 if v_i is colored True then set x_i to be True, this is a legal truth assignment


 φ is satisfiable implies G_{φ} is 3-colorable

- if x_i is assigned True, color v_i True and $\bar{v_i}$ False
- for each clause $C_j = (a \lor b \lor c)$ at least one of a, b, c is colored True. OR-gadget for C_j can be 3-colored such that output is True.

 G_{φ} is 3-colorable implies φ is satisfiable

- if v_i is colored True then set x_i to be True, this is a legal truth assignment
- consider any clause $C_j = (a \lor b \lor c)$. it cannot be that all a, b, c are False. If so, output of OR-gadget for C_j has to be colored False but output is connected to Base and False!


Graph generated in reduction from 3SAT to 3COLOR



Circuit-Sat Problem

Circuits


A circuit is a directed acyclic graph with



- Input vertices (without incoming edges) labeled with 0, 1 or a distinct variable.
- Every other vertex is labeled ∨, ∧ or ¬.
- Single node output vertex with no outgoing edges.

Circuits


A circuit is a directed acyclic graph with



- Input vertices (without incoming edges) labeled with 0, 1 or a distinct variable.
- Every other vertex is labeled ∨, ∧ or ¬.
- Single node output vertex with no outgoing edges.

Circuits

A circuit is a directed *acyclic* graph with



- Input vertices (without incoming edges) labeled with 0, 1 or a distinct variable.
- Every other vertex is labeled ∨, ∧ or ¬.
- Single node output vertex with no outgoing edges.

CSAT: Circuit Satisfaction

Definition (Circuit Satisfaction (CSAT).)Given a circuit as input, is there an assignment to the input variables that causes the output to get value 1?

CSAT: Circuit Satisfaction

Definition (Circuit Satisfaction (CSAT).)Given a circuit as input, is there an assignment to the input variables that causes the output to get value 1?

Lemma CSAT is in **NP**.

- Certificate: Assignment to input variables.
- Certifier: Evaluate the value of each gate in a topological sort of DAG and check the output gate value.

Circuit SAT vs SAT

CNF formulas are a rather restricted form of Boolean formulas.

Circuits are a much more powerful (and hence easier) way to express Boolean formulas

Circuit SAT vs SAT


CNF formulas are a rather restricted form of Boolean formulas.

Circuits are a much more powerful (and hence easier) way to express Boolean formulas

However they are equivalent in terms of polynomial-time solvability.

Theorem $SAT \leq_P SSAT \leq_P CSAT$.

Theorem $CSAT \leq_P SAT \leq_P 3SAT$.



Converting a CNF formula into a Circuit

Given 3CNF formula φ with n variables and m clauses, create a Circuit C.


- Inputs to C are the n boolean variables x_1, x_2, \dots, x_n
- Use NOT gate to generate literal $\neg x_i$ for each variable x_i
- For each clause $(\ell_1 \vee \ell_2 \vee \ell_3)$ use two OR gates to mimic formula
- Combine the outputs for the clauses using AND gates to obtain the final output

$$\varphi = \left(X_1 \vee \vee X_3 \vee X_4 \right) \wedge \left(X_1 \vee \neg X_2 \vee \neg X_3 \right) \wedge \left(\neg X_2 \vee \neg X_3 \vee X_4 \right)$$


$$\varphi = \left(x_1 \lor \lor x_3 \lor x_4\right) \land \left(x_1 \lor \neg x_2 \lor \neg x_3\right) \land \left(\neg x_2 \lor \neg x_3 \lor x_4\right)$$

$$x_1 \qquad x_2 \qquad x_3 \qquad x_4$$


$$\varphi = \left(X_1 \vee \vee X_3 \vee X_4 \right) \wedge \left(X_1 \vee \neg X_2 \vee \neg X_3 \right) \wedge \left(\neg X_2 \vee \neg X_3 \vee X_4 \right)$$




$$\varphi = \left(x_1 \lor \lor x_3 \lor x_4\right) \land \left(x_1 \lor \neg x_2 \lor \neg x_3\right) \land \left(\neg x_2 \lor \neg x_3 \lor x_4\right)$$




$$\varphi = \left(x_1 \lor \lor x_3 \lor x_4\right) \land \left(x_1 \lor \neg x_2 \lor \neg x_3\right) \land \left(\neg x_2 \lor \neg x_3 \lor x_4\right)$$




$$\varphi = \left(x_1 \lor \lor x_3 \lor x_4\right) \land \left(x_1 \lor \neg x_2 \lor \neg x_3\right) \land \left(\neg x_2 \lor \neg x_3 \lor x_4\right)$$



$$\varphi = \left(x_1 \lor \lor x_3 \lor x_4\right) \land \left(x_1 \lor \neg x_2 \lor \neg x_3\right) \land \left(\neg x_2 \lor \neg x_3 \lor x_4\right)$$







$$\varphi = \left(x_1 \lor \lor x_3 \lor x_4\right) \land \left(x_1 \lor \neg x_2 \lor \neg x_3\right) \land \left(\neg x_2 \lor \neg x_3 \lor x_4\right)$$

Converting a circuit to a SAT formula

What will converting a circuit to a SAT formula prove?

Converting a circuit to a SAT formula

What will converting a circuit to a SAT formula prove?

But first we need to look back at a gadget!

Z	Χ	У	
0	0	0	
0	0	1	
0	1	0	
0	1	1	
1	0	0	
1	0	1	
1	1	0	
1	1	1	

_	Ζ	X	У	$z = x \wedge y$		
-	0	0	0	1		
	0	0	1	1		
	0	1	0	1		
	0	1	1	0		
	1	0	0	0		
-	1	0	1	0		
-	1	1	0	0		
	1	1	1	1		

Z	Χ	У	$z = x \wedge y$				
0	0	0	1	1	1	1	1
0	0	1	1	1	1	1	1
0	1	0	1	1	1	1	1
0	1	1	0	0	1	1	1
1	0	0	0	1	0	1	1
1	0	1	0	1	1	0	1
1	1	0	0	1	1	1	0
1	1	1	1	1	1	1	1

Z	X	У	$z = x \wedge y$	$z \vee \overline{x} \ vee\overline{y}$			
0	0	0	1	1	1	1	1
0	0	1	1	1	1	1	1
0	1	0	1	1	1	1	1
0	1	1	0	0	1	1	1
1	0	0	0	1	0	1	1
1	0	1	0	1	1	0	1
1	1	0	0	1	1	1	0
1	1	1	1	1	1	1	1

Z	X	У	$z = x \wedge y$	$z \vee \overline{x} \ vee\overline{y}$	$\overline{Z} \lor X \lor y$		
0	0	0	1	1	1	1	1
0	0	1	1	1	1	1	1
0	1	0	1	1	1	1	1
0	1	1	0	0	1	1	1
1	0	0	0	1	0	1	1
1	0	1	0	1	1	0	1
1	1	0	0	1	1	1	0
1	1	1	1	1	1	1	1

Z	Χ	У	$z = x \wedge y$	$z \vee \overline{x} \ vee\overline{y}$	$\overline{Z} \lor X \lor y$	$\overline{Z} \lor X \lor \overline{Y}$	
0	0	0	1	1	1	1	1
0	0	1	1	1	1	1	1
0	1	0	1	1	1	1	1
0	1	1	0	0	1	1	1
1	0	0	0	1	0	1	1
1	0	1	0	1	1	0	1
1	1	0	0	1	1	1	0
1	1	1	1	1	1	1	1

Z	Χ	У	$z = x \wedge y$	$z \vee \overline{x} \ vee\overline{y}$	$\overline{Z} \lor X \lor y$	$\overline{Z} \lor X \lor \overline{Y}$	$\overline{Z} \vee \overline{X} \vee y$
0	0	0	1	1	1	1	1
0	0	1	1	1	1	1	1
0	1	0	1	1	1	1	1
0	1	1	0	0	1	1	1
1	0	0	0	1	0	1	1
1	0	1	0	1	1	0	1
1	1	0	0	1	1	1	0
1	1	1	1	1	1	1	1

Z	Χ	У	$z = x \wedge y$	$z \vee \overline{x} \ vee\overline{y}$	$\overline{Z} \lor X \lor y$	$\overline{Z} \lor X \lor \overline{Y}$	$\overline{z} \vee \overline{x} \vee y$
0	0	0	1	1	1	1	1
0	0	1	1	1	1	1	1
0	1	0	1	1	1	1	1
0	1	1	0	0	1	1	1
1	0	0	0	1	0	1	1
1	0	1	0	1	1	0	1
1	1	0	0	1	1	1	0
1	1	1	1	1	1	1	1

Converting $z = x \wedge y$ to 3SAT


Z	Χ	У	$z = x \wedge y$	$z \vee \overline{x} \ vee\overline{y}$	$\overline{Z} \lor X \lor y$	$\overline{Z} \lor X \lor \overline{Y}$	$\overline{Z} \vee \overline{X} \vee y$
0	0	0	1	1	1	1	1
0	0	1	1	1	1	1	1
0	1	0	1	1	1	1	1
0	1	1	0	0	1	1	1
1	0	0	0	1	0	1	1
1	0	1	0	1	1	0	1
1	1	0	0	1	1	1	0
1	1	1	1	1	1	1	1


$$\left(z = x \wedge y \right) \\
\equiv \\
\left(z \vee \overline{x} \vee \overline{y} \right) \wedge \left(\overline{z} \vee x \vee y \right) \wedge \left(\overline{z} \vee x \vee \overline{y} \right) \wedge \left(\overline{z} \vee \overline{x} \vee y \right)$$

Summary of formulas we derived


Lemma

The following identities hold:






(B) Label the nodes.



(C) Introduce var for each node.



 x_k (Demand a sat' assignment!)

 $x_k = x_i \wedge x_j$

 $X_j = X_g \wedge X_h$

 $X_i = \neg X_f$

 $X_h = X_d \vee X_e$

 $X_g = X_b \vee X_c$

 $X_f = X_a \wedge X_b$


 $x_d = 0$

 $x_{a} = 1$

(C) Introduce var for each node.

(D) Write a sub-formula for each variable that is true if the var is computed correctly.

X _k	X _k
$X_k = X_i \wedge X_j$	$(\neg x_k \vee x_i) \wedge (\neg x_k \vee x_j) \wedge (x_k \vee \neg x_i \vee \neg x_j)$
$X_j = X_g \wedge X_h$	$(\neg x_j \lor x_g) \land (\neg x_j \lor x_h) \land (x_j \lor \neg x_g \lor \neg x_h)$
$X_i = \neg X_f$	$(x_i \vee x_f) \wedge (\neg x_i \vee \neg x_f)$
$X_h = X_d \vee X_e$	$(x_h \vee \neg x_d) \wedge (x_h \vee \neg x_e) \wedge (\neg x_h \vee x_d \vee x_e)$
$X_g = X_b \vee X_c$	$(x_g \vee \neg x_b) \wedge (x_g \vee \neg x_c) \wedge (\neg x_g \vee x_b \vee x_c)$
$X_f = X_a \wedge X_b$	$(\neg x_f \vee x_a) \wedge (\neg x_f \vee x_b) \wedge (x_f \vee \neg x_a \vee \neg x_b)$
$X_d = 0$	$\neg x_d$
$X_a = 1$	Xa



We got a CNF formula that is satisfiable if and only if the original circuit is satisfiable.

- For each gate (vertex) v in the circuit, create a variable x_v
- Case \neg : v is labeled \neg and has one incoming edge from u (so $x_v = \neg x_u$). In SAT formula generate, add clauses $(x_u \lor x_v)$, $(\neg x_u \lor \neg x_v)$. Observe that

$$x_v = \neg x_u$$
 is true \iff $\frac{(x_u \lor x_v)}{(\neg x_u \lor \neg x_v)}$ both true.

• Case \vee : So $x_v = x_u \vee x_w$. In **SAT** formula generated, add clauses $(x_v \vee \neg x_u)$, $(x_v \vee \neg x_w)$, and $(\neg x_v \vee x_u \vee x_w)$. Again, observe that

$$(x_{V} = x_{U} \lor x_{W})$$
 is true \iff $(x_{V} \lor \neg x_{U}),$ $(x_{V} \lor \neg x_{W}),$ all true. $(\neg x_{V} \lor x_{U} \lor x_{W})$

• Case \wedge : So $x_v = x_u \wedge x_w$. In **SAT** formula generated, add clauses $(\neg x_v \vee x_u)$, $(\neg x_v \vee x_w)$, and $(x_v \vee \neg x_u \vee \neg x_w)$. Again observe that

$$x_{v} = x_{u} \wedge x_{w}$$
 is true \iff $(\neg x_{v} \vee x_{u}),$ $(\neg x_{v} \vee x_{w}),$ all true. $(x_{v} \vee \neg x_{u} \vee \neg x_{w})$

- If v is an input gate with a fixed value then we do the following. If $x_v = 1$ add clause x_v . If $x_v = 0$ add clause $\neg x_v$
- Add the clause x_v where v is the variable for the output gate

Correctness of Reduction

Need to show circuit C is satisfiable iff φ_C is satisfiable

- \Rightarrow Consider a satisfying assignment a for C
 - Find values of all gates in C under a
 - Give value of gate v to variable x_v ; call this assignment a'
 - a' satisfies $\varphi_{\mathcal{C}}$ (exercise)
- \leftarrow Consider a satisfying assignment a for $\varphi_{\mathcal{C}}$
 - Let a' be the restriction of a to only the input variables
 - Value of gate v under a' is the same as value of x_v in a
 - Thus, a' satisfies C