

Hamiltonian Cycle, 3-Color, Circuit-SAT

Lecture 22

April 27, 2021

Recap

NP: languages that have non-deterministic polynomial time algorithms

Recap

NP: languages that have non-deterministic polynomial time algorithms

A language L is **NP-Complete** iff

- L is in **NP**
- for every L' in **NP**, $L' \leq_P L$

Recap

NP: languages that have non-deterministic polynomial time algorithms

A language L is **NP-Complete** iff

- L is in **NP**
- for every L' in **NP**, $L' \leq_P L$

L is **NP-Hard** if for every L' in **NP**, $L' \leq_P L$.

Recap

NP: languages that have non-deterministic polynomial time algorithms

A language L is **NP-Complete** iff


- L is in **NP**
- for every L' in **NP**, $L' \leq_P L$

L is **NP-Hard** if for every L' in **NP**, $L' \leq_P L$.

Theorem (Cook-Levin)

SAT is **NP-Complete**.

Pictorial View



P and NP

Possible scenarios:

1 $P = NP$.

2 $P \neq NP$

P and NP

Possible scenarios:

- 1 $P = NP$.
- 2 $P \neq NP$

Question: Suppose $P \neq NP$. Is every problem in $NP \setminus P$ also **NP-Complete**?

P and NP

Possible scenarios:

- 1 $P = NP$.
- 2 $P \neq NP$

Question: Suppose $P \neq NP$. Is every problem in $NP \setminus P$ also **NP-Complete**?

Theorem (Ladner)

If $P \neq NP$ then there is a problem/language $X \in NP \setminus P$ such that X is not **NP-Complete**.

In fact a hierarchy of problems. However, no *natural* candidate.

Today

NP-Completeness of three problems:

- Hamiltonian Cycle
- 3-Color
- Circuit SAT

Important: understanding the problems and that they are hard.

Proofs and reductions will be sketchy and mainly to give a flavor


Part I

NP-Completeness of Hamiltonian Cycle

Directed Hamiltonian Cycle

Input Given a directed graph $G = (V, E)$ with n vertices

Goal Does G have a **Hamiltonian cycle**?




Directed Hamiltonian Cycle


Input Given a directed graph $G = (V, E)$ with n vertices

Goal Does G have a **Hamiltonian cycle**?

- A Hamiltonian cycle is a cycle in the graph that visits every vertex in G exactly once



Is the following graph Hamiltonian?



Yes.

No.

Directed Hamiltonian Cycle is NP-Complete

- Directed Hamiltonian Cycle is in *NP*: exercise
- **Hardness:** We will show
 $3\text{-SAT} \leq_P \text{Directed Hamiltonian Cycle}$

Reduction

Given 3-SAT formula φ create a graph G_φ such that

- G_φ has a Hamiltonian cycle if and only if φ is satisfiable
- G_φ should be constructible from φ by a polynomial time algorithm \mathcal{A}


Notation: φ has n variables x_1, x_2, \dots, x_n and m clauses C_1, C_2, \dots, C_m .

Reduction: First Ideas

- Viewing SAT: Assign values to n variables, and each clause has 3 ways in which it can be satisfied.
- Construct graph with 2^n Hamiltonian cycles, where each cycle corresponds to some boolean assignment.
- Then add more graph structure to encode constraints on assignments imposed by the clauses.


The Reduction: Phase I

- Traverse path i from left to right iff x_i is set to true
- Each path has $3(m + 1)$ nodes where m is number of clauses in φ ; nodes numbered from left to right (1 to $3m + 3$)




Encoding assignments

Converting φ to a graph



Encoding assignments


Converting φ to a graph



$$x_1 = 0, x_2 = 0, x_3 = 0, x_4 = 0$$

Encoding assignments


Converting φ to a graph



$$x_1 = 1, x_2 = 0, x_3 = 0, x_4 = 0$$

Encoding assignments


Converting φ to a graph



$$x_1 = 1, x_2 = 1, x_3 = 0, x_4 = 0$$

Encoding assignments


Converting φ to a graph



$$x_1 = 0, x_2 = 0, x_3 = 1, x_4 = 0$$

Encoding assignments


Converting φ to a graph



$$x_1 = 1, x_2 = 0, x_3 = 1, x_4 = 0$$

Encoding assignments


Converting φ to a graph



$$x_1 = 0, x_2 = 1, x_3 = 1, x_4 = 0$$

Encoding assignments


Converting φ to a graph



$$x_1 = 1, x_2 = 1, x_3 = 1, x_4 = 0$$

Encoding assignments


Converting φ to a graph



$$x_1 = 0, x_2 = 0, x_3 = 0, x_4 = 1$$

Encoding assignments


Converting φ to a graph



$$x_1 = 1, x_2 = 0, x_3 = 0, x_4 = 1$$

Encoding assignments


Converting φ to a graph



$$x_1 = 0, x_2 = 1, x_3 = 0, x_4 = 1$$

Encoding assignments


Converting φ to a graph



$$x_1 = 1, x_2 = 1, x_3 = 0, x_4 = 1$$

Encoding assignments


Converting φ to a graph



$$x_1 = 0, x_2 = 0, x_3 = 1, x_4 = 1$$

Encoding assignments


Converting φ to a graph



$$x_1 = 1, x_2 = 0, x_3 = 1, x_4 = 1$$

Encoding assignments


Converting φ to a graph



$$x_1 = 0, x_2 = 1, x_3 = 1, x_4 = 1$$

Encoding assignments


Converting φ to a graph



$$x_1 = 1, x_2 = 1, x_3 = 1, x_4 = 1$$


Encoding assignments

Converting φ to a graph




The Reduction algorithm: Phase II

Add vertex c_j for clause C_j . c_j has edge from vertex $3j$ and to vertex $3j + 1$ on path i if x_i appears in clause C_j , and has edge from vertex $3j + 1$ and to vertex $3j$ if $\neg x_i$ appears in C_j .




The Reduction algorithm: Phase II

Add vertex c_j for clause C_j . c_j has edge from vertex $3j$ and to vertex $3j + 1$ on path i if x_i appears in clause C_j , and has edge from vertex $3j + 1$ and to vertex $3j$ if $\neg x_i$ appears in C_j .




The Reduction algorithm: Phase II

Add vertex c_j for clause C_j . c_j has edge from vertex $3j$ and to vertex $3j + 1$ on path i if x_i appears in clause C_j , and has edge from vertex $3j + 1$ and to vertex $3j$ if $\neg x_i$ appears in C_j .




The Reduction algorithm: Phase II

Add vertex c_j for clause C_j . c_j has edge from vertex $3j$ and to vertex $3j + 1$ on path i if x_i appears in clause C_j , and has edge from vertex $3j + 1$ and to vertex $3j$ if $\neg x_i$ appears in C_j .




The Reduction algorithm: Phase II

Add vertex c_j for clause C_j . c_j has edge from vertex $3j$ and to vertex $3j + 1$ on path i if x_i appears in clause C_j , and has edge from vertex $3j + 1$ and to vertex $3j$ if $\neg x_i$ appears in C_j .




The Reduction algorithm: Phase II

Add vertex c_j for clause C_j . c_j has edge from vertex $3j$ and to vertex $3j + 1$ on path i if x_i appears in clause C_j , and has edge from vertex $3j + 1$ and to vertex $3j$ if $\neg x_i$ appears in C_j .



The Reduction algorithm: Phase II

Add vertex c_j for clause C_j . c_j has edge from vertex $3j$ and to vertex $3j + 1$ on path i if x_i appears in clause C_j , and has edge from vertex $3j + 1$ and to vertex $3j$ if $\neg x_i$ appears in C_j .



Correctness Proof

Theorem

φ has a satisfying assignment iff G_φ has a Hamiltonian cycle.

Based on proving following two lemmas.

Lemma

If φ has a satisfying assignment then G_φ has a Hamilton cycle.

Lemma

If G_φ has a Hamilton cycle then φ has a satisfying assignment.

Satisfying assignment \Rightarrow Hamiltonian Cycle

Lemma


If φ has a satisfying assignment then G_φ has a Hamilton cycle.

Proof.

\Rightarrow Let a be the satisfying assignment for φ . Define Hamiltonian cycle as follows


- If $a(x_i) = 1$ then traverse path i from left to right
- If $a(x_i) = 0$ then traverse path i from right to left
- For each clause, path of at least one variable is in the “right” direction to splice in the node corresponding to clause \square

Reduction: Satisfying assignment \Rightarrow Hamiltonian cycle




Satisfying assignment: $x_1 = 0$, $x_2 = 1$, $x_3 = 0$, $x_4 = 1$

Reduction: Satisfying assignment \Rightarrow Hamiltonian cycle




Satisfying assignment: $x_1 = 0, x_2 = 1, x_3 = 0, x_4 = 1$

Reduction: Satisfying assignment \Rightarrow Hamiltonian cycle



Satisfying assignment: $x_1 = 0, x_2 = 1, x_3 = 0, x_4 = 1$

Reduction: Satisfying assignment \Rightarrow Hamiltonian cycle



Satisfying assignment: $x_1 = 0, x_2 = 1, x_3 = 0, x_4 = 1$

Hamiltonian Cycle \Rightarrow Satisfying assignment

Suppose Π is a Hamiltonian cycle in G_φ

Definition

We say Π is *canonical* if for each clause vertex c_j the edge of Π entering c_j and edge of Π leaving c_j are from the same path corresponding to some variable x_i . Otherwise Π is *non-canonical* or *emphcheating*.

Hamiltonian Cycle \Rightarrow Satisfying assignment

Suppose Π is a Hamiltonian cycle in G_φ

Definition


We say Π is *canonical* if for each clause vertex c_j the edge of Π entering c_j and edge of Π leaving c_j are from the same path corresponding to some variable x_i . Otherwise Π is *non-canonical* or *emphcheating*.

Lemma

Every Hamilton cycle in G_φ is canonical.


Reduction: Hamiltonian cycle $\Rightarrow \exists$ satisfying assignment

No shenanigan: Hamiltonian cycle can not leave a row in the middle




Reduction: Hamiltonian cycle $\Rightarrow \exists$ satisfying assignment

No shenanigan: Hamiltonian cycle can not leave a row in the middle



Reduction: Hamiltonian cycle $\Rightarrow \exists$ satisfying assignment

No shenanigan: Hamiltonian cycle can not leave a row in the middle



Proof of Lemma

Lemma

Every Hamilton cycle in G_φ is canonical.

- If Π enters c_j (vertex for clause C_j) from vertex $3j$ on path i then it must leave the clause vertex on edge to $3j + 1$ on the *same path i*
 - If not, then only unvisited neighbor of $3j + 1$ on path i is $3j + 2$
 - Thus, we don't have two unvisited neighbors (one to enter from, and the other to leave) to have a Hamiltonian Cycle
- Similarly, if Π enters c_j from vertex $3j + 1$ on path i then it must leave the clause vertex c_j on edge to $3j$ on path i

Hamiltonian Cycle \implies Satisfying assignment (contd)

Lemma

Any canonical Hamilton cycle in G_φ corresponds to a satisfying truth assignment to φ .

Consider a canonical Hamilton cycle Π .

- For every clause vertex c_j , vertices visited immediately before and after c_j are connected by an edge on same path corresponding to some variable x_i
- We can remove c_j from cycle, and get Hamiltonian cycle in $G - c_j$
- Hamiltonian cycle from Π in $G - \{c_1, \dots, c_m\}$ traverses each path in only one direction, which determines truth assignment
- Easy to verify that this truth assignment satisfies φ

Hamiltonian Cycle in Undirected Graphs

Problem

Input Given *undirected* graph $G = (V, E)$

Goal Does G have a Hamiltonian cycle? That is, is there a cycle that visits every vertex exactly one (except start and end vertex)?

NP-Completeness

Theorem

Hamiltonian cycle *problem for undirected graphs is NP-Complete.*


Proof.

- The problem is in **NP**; proof left as exercise.
- Hardness proved by reducing Directed Hamiltonian Cycle to this problem □

Reduction Sketch

Goal: Given directed graph G , need to construct undirected graph G' such that G has Hamiltonian Path iff G' has Hamiltonian path

Reduction




Reduction Sketch

Goal: Given directed graph G , need to construct undirected graph G' such that G has Hamiltonian Path iff G' has Hamiltonian path

Reduction

- Replace each vertex v by 3 vertices: v_{in} , v , and v_{out}




Reduction Sketch

Goal: Given directed graph G , need to construct undirected graph G' such that G has Hamiltonian Path iff G' has Hamiltonian path

Reduction

- Replace each vertex v by 3 vertices: v_{in} , v , and v_{out}
- A directed edge (a, b) is replaced by edge (a_{out}, b_{in})





Reduction Sketch

Goal: Given directed graph G , need to construct undirected graph G' such that G has Hamiltonian Path iff G' has Hamiltonian path



Reduction

- Replace each vertex v by 3 vertices: v_{in} , v , and v_{out}
- A directed edge (a, b) is replaced by edge (a_{out}, b_{in})





Hamiltonian cycle reduction

Directed to Undirected





Hamiltonian cycle reduction

Directed to Undirected





Hamiltonian cycle reduction

Directed to Undirected



Hamiltonian cycle reduction

Directed to Undirected



Reduction: Wrapup

- The reduction is polynomial time (exercise)
- The reduction is correct (exercise)

Hamiltonian Path

Input Given a graph $G = (V, E)$ with n vertices

Goal Does G have a **Hamiltonian path**?

- A Hamiltonian path is a path in the graph that visits every vertex in G exactly once

Hamiltonian Path

Input Given a graph $G = (V, E)$ with n vertices

Goal Does G have a **Hamiltonian path**?

- A Hamiltonian path is a path in the graph that visits every vertex in G exactly once

Theorem

Directed Hamiltonian Path and **Undirected Hamiltonian Path** are *NP-Complete*.

Easy to modify the reduction from **3-SAT** to **Hamiltonian Cycle** or do a reduction from **Hamiltonian Cycle**

Hamiltonian Path

Input Given a graph $G = (V, E)$ with n vertices

Goal Does G have a **Hamiltonian path**?

- A Hamiltonian path is a path in the graph that visits every vertex in G exactly once

Theorem

Directed Hamiltonian Path and **Undirected Hamiltonian Path** are *NP-Complete*.

Easy to modify the reduction from **3-SAT** to **Hamiltonian Cycle** or do a reduction from **Hamiltonian Cycle**

Implies that **Longest Simple Path** in a graph is NP-Complete.

Part II

NP-Completeness of Graph Coloring

Graph Coloring

Problem: Graph Coloring

Instance: $G = (V, E)$: Undirected graph, integer k .


Question: Can the vertices of the graph be colored using k colors so that vertices connected by an edge do not get the same color?

Graph 3-Coloring

Problem: 3 Coloring

Instance: $G = (V, E)$: Undirected graph.

Question: Can the vertices of the graph be colored using 3 colors so that vertices connected by an edge do not get the same color?




Graph 3-Coloring

Problem: 3 Coloring

Instance: $G = (V, E)$: Undirected graph.

Question: Can the vertices of the graph be colored using 3 colors so that vertices connected by an edge do not get the same color?



Graph Coloring

Observation: If G is colored with k colors then each color class (nodes of same color) form an independent set in G . Thus, G can be partitioned into k independent sets iff G is k -colorable.

Graph Coloring

Observation: If G is colored with k colors then each color class (nodes of same color) form an independent set in G . Thus, G can be partitioned into k independent sets iff G is k -colorable.

Graph 2-Coloring can be decided in polynomial time.

Graph Coloring

Observation: If G is colored with k colors then each color class (nodes of same color) form an independent set in G . Thus, G can be partitioned into k independent sets iff G is k -colorable.

Graph 2-Coloring can be decided in polynomial time.

G is 2-colorable iff G is bipartite!

Graph Coloring

Observation: If G is colored with k colors then each color class (nodes of same color) form an independent set in G . Thus, G can be partitioned into k independent sets iff G is k -colorable.

Graph 2-Coloring can be decided in polynomial time.

G is 2-colorable iff G is bipartite! There is a linear time algorithm to check if G is bipartite using **BFS**

Graph Coloring and Register Allocation

Register Allocation

Assign variables to (at most) k registers such that variables needed at the same time are not assigned to the same register

Interference Graph

Vertices are variables, and there is an edge between two vertices, if the two variables are “live” at the same time.

Observations

- [Chaitin] Register allocation problem is equivalent to coloring the interference graph with k colors
- Moreover, **3-COLOR** \leq_P **k-Register Allocation**, for any $k \geq 3$

Class Room Scheduling

Given n classes and their meeting times, are k rooms sufficient?

Reduce to Graph k -Coloring problem

Create graph G

- a node v_i for each class i
- an edge between v_i and v_j if classes i and j *conflict*

Exercise: G is k -colorable iff k rooms are sufficient

Frequency Assignments in Cellular Networks

Cellular telephone systems that use Frequency Division Multiple Access (FDMA) (example: GSM in Europe and Asia and AT&T in USA)

- Breakup a frequency range $[a, b]$ into disjoint *bands* of frequencies $[a_0, b_0], [a_1, b_1], \dots, [a_k, b_k]$
- Each cell phone tower (simplifying) gets one band
- Constraint: nearby towers cannot be assigned same band, otherwise signals will interference

Frequency Assignments in Cellular Networks

Cellular telephone systems that use Frequency Division Multiple Access (FDMA) (example: GSM in Europe and Asia and AT&T in USA)


- Breakup a frequency range $[a, b]$ into disjoint *bands* of frequencies $[a_0, b_0], [a_1, b_1], \dots, [a_k, b_k]$
- Each cell phone tower (simplifying) gets one band
- Constraint: nearby towers cannot be assigned same band, otherwise signals will interference

Problem: given k bands and some region with n towers, is there a way to assign the bands to avoid interference?

Can reduce to k -coloring by creating interference/conflict graph on towers.

3 color this gadget.


You are given three colors: red, green and blue. Can the following graph be three colored in a valid way (assuming that some of the nodes are already colored as indicated).



- Yes.
- No.

3 color this gadget II

You are given three colors: red, green and blue. Can the following graph be three colored in a valid way (assuming that some of the nodes are already colored as indicated).



- Yes.
- No.

3-Coloring is NP-Complete


- **3-Coloring** is in **NP**.
 - Non-deterministically guess a 3-coloring for each node
 - Check if for each edge (u, v) , the color of u is different from that of v .
- **Hardness:** We will show $3\text{-SAT} \leq_P 3\text{-Coloring}$.

Reduction Idea

Start with **3SAT** formula (i.e., **3CNF** formula) φ with n variables x_1, \dots, x_n and m clauses C_1, \dots, C_m . Create graph G_φ such that G_φ is 3-colorable iff φ is satisfiable

- need to establish truth assignment for x_1, \dots, x_n via colors for some nodes in G_φ .
- create triangle with node True, False, Base
- for each variable x_i two nodes v_i and \bar{v}_i connected in a triangle with common Base
- If graph is 3-colored, either v_i or \bar{v}_i gets the same color as True. Interpret this as a truth assignment to v_i
- Need to add constraints to ensure clauses are satisfied (next phase)

Figure




Clause Satisfiability Gadget

For each clause $C_j = (a \vee b \vee c)$, create a small gadget graph

- gadget graph connects to nodes corresponding to a, b, c
- needs to implement OR

OR-gadget-graph:




OR-Gadget Graph

Property: if a, b, c are colored False in a 3-coloring then output node of OR-gadget has to be colored False.


Property: if one of a, b, c is colored True then OR-gadget can be 3-colored such that output node of OR-gadget is colored True.

Reduction

- create triangle with nodes True, False, Base
- for each variable x_i two nodes v_i and \bar{v}_i connected in a triangle with common Base
- for each clause $C_j = (a \vee b \vee c)$, add OR-gadget graph with input nodes a, b, c and connect output node of gadget to both False and Base




Reduction




Claim

No legal 3-coloring of above graph (with coloring of nodes T , F , B fixed) in which a , b , c are colored False. If any of a , b , c are colored True then there is a legal 3-coloring of above graph.


3 coloring of the clause gadget




FFF - **BAD**




FFT




FTF




FTT




TFF



TFT



TTF




TTT

Reduction: Figure

Example

$$\varphi = (u \vee \neg v \vee w) \wedge (v \vee x \vee \neg y)$$



Correctness of Reduction

φ is satisfiable implies G_φ is 3-colorable

- if x_i is assigned True, color v_i True and \bar{v}_i False

Correctness of Reduction

φ is satisfiable implies G_φ is 3-colorable

- if x_i is assigned True, color v_i True and \bar{v}_i False
- for each clause $C_j = (a \vee b \vee c)$ at least one of a, b, c is colored True. OR-gadget for C_j can be 3-colored such that output is True.

Correctness of Reduction

φ is satisfiable implies G_φ is 3-colorable

- if x_i is assigned True, color v_i True and \bar{v}_i False
- for each clause $C_j = (a \vee b \vee c)$ at least one of a, b, c is colored True. OR-gadget for C_j can be 3-colored such that output is True.

Correctness of Reduction

φ is satisfiable implies G_φ is 3-colorable

- if x_i is assigned True, color v_i True and \bar{v}_i False
- for each clause $C_j = (a \vee b \vee c)$ at least one of a, b, c is colored True. OR-gadget for C_j can be 3-colored such that output is True.

G_φ is 3-colorable implies φ is satisfiable

- if v_i is colored True then set x_i to be True, this is a legal truth assignment

Correctness of Reduction

φ is satisfiable implies G_φ is 3-colorable

- if x_i is assigned True, color v_i True and \bar{v}_i False
- for each clause $C_j = (a \vee b \vee c)$ at least one of a, b, c is colored True. OR-gadget for C_j can be 3-colored such that output is True.

G_φ is 3-colorable implies φ is satisfiable

- if v_i is colored True then set x_i to be True, this is a legal truth assignment
- consider any clause $C_j = (a \vee b \vee c)$. it cannot be that all a, b, c are False. If so, output of OR-gadget for C_j has to be colored False but output is connected to Base and False!


Part III

Circuit SAT

Circuits

Definition

A circuit is a directed *acyclic* graph with




- 1 **Input** vertices (without incoming edges) labelled with 0, 1 or a distinct variable.
- 2 Every other vertex is labelled \vee , \wedge or \neg .
- 3 Single node **output** vertex with no outgoing edges.

Circuits

Definition

A circuit is a directed *acyclic* graph with




- 1 **Input** vertices (without incoming edges) labelled with 0, 1 or a distinct variable.
- 2 Every other vertex is labelled \vee , \wedge or \neg .
- 3 Single node **output** vertex with no outgoing edges.

Circuits

Definition

A circuit is a directed *acyclic* graph with



- 1 **Input** vertices (without incoming edges) labelled with 0 , 1 or a distinct variable.
- 2 Every other vertex is labelled \vee , \wedge or \neg .
- 3 Single node **output** vertex with no outgoing edges.

CSAT: Circuit Satisfaction

Definition (Circuit Satisfaction (CSAT).)

Given a circuit as input, is there an assignment to the input variables that causes the output to get value 1?

CSAT: Circuit Satisfaction

Definition (Circuit Satisfaction (CSAT).)

Given a circuit as input, is there an assignment to the input variables that causes the output to get value 1?

Claim

CSAT is in NP.

- 1 **Certificate:** Assignment to input variables.
- 2 **Certifier:** Evaluate the value of each gate in a topological sort of DAG and check the output gate value.

Circuit SAT vs SAT

CNF formulas are a rather restricted form of Boolean formulas.

Circuits are a much more powerful (and hence easier) way to express Boolean formulas

Circuit SAT vs SAT

CNF formulas are a rather restricted form of Boolean formulas.

Circuits are a much more powerful (and hence easier) way to express Boolean formulas

However they are equivalent in terms of polynomial-time solvability.

Theorem

$$\text{SAT} \leq_P \text{3SAT} \leq_P \text{CSAT}.$$

Theorem

$$\text{CSAT} \leq_P \text{SAT} \leq_P \text{3SAT}.$$

Converting a CNF formula into a Circuit

Given 3CNF formula φ with n variables and m clauses, create a Circuit C .


- Inputs to C are the n boolean variables x_1, x_2, \dots, x_n
- Use NOT gate to generate literal $\neg x_i$ for each variable x_i
- For each clause $(l_1 \vee l_2 \vee l_3)$ use two OR gates to mimic formula
- Combine the outputs for the clauses using AND gates to obtain the final output

Example


$$\varphi = (x_1 \vee \vee x_3 \vee x_4) \wedge (x_1 \vee \neg x_2 \vee \neg x_3) \wedge (\neg x_2 \vee \neg x_3 \vee x_4)$$

Converting a circuit into a CNF formula

Label the nodes




(A) Input circuit




(B) Label the nodes.

Converting a circuit into a CNF formula

Introduce a variable for each node




(B) Label the nodes.



(C) Introduce var for each node.

Converting a circuit into a CNF formula

Write a sub-formula for each variable that is true if the var is computed correctly.



(C) Introduce var for each node.

x_k (Demand a sat' assignment!)

$$x_k = x_i \wedge x_j$$

$$x_j = x_g \wedge x_h$$

$$x_i = \neg x_f$$

$$x_h = x_d \vee x_e$$

$$x_g = x_b \vee x_c$$

$$x_f = x_a \wedge x_b$$

$$x_d = 0$$

$$x_a = 1$$

(D) Write a sub-formula for each variable that is true if the var is computed correctly.


Converting a circuit into a CNF formula

Convert each sub-formula to an equivalent CNF formula

x_k	x_k
$x_k = x_i \wedge x_j$	$(\neg x_k \vee x_i) \wedge (\neg x_k \vee x_j) \wedge (x_k \vee \neg x_i \vee \neg x_j)$
$x_j = x_g \wedge x_h$	$(\neg x_j \vee x_g) \wedge (\neg x_j \vee x_h) \wedge (x_j \vee \neg x_g \vee \neg x_h)$
$x_i = \neg x_f$	$(x_i \vee x_f) \wedge (\neg x_i \vee \neg x_f)$
$x_h = x_d \vee x_e$	$(x_h \vee \neg x_d) \wedge (x_h \vee \neg x_e) \wedge (\neg x_h \vee x_d \vee x_e)$
$x_g = x_b \vee x_c$	$(x_g \vee \neg x_b) \wedge (x_g \vee \neg x_c) \wedge (\neg x_g \vee x_b \vee x_c)$
$x_f = x_a \wedge x_b$	$(\neg x_f \vee x_a) \wedge (\neg x_f \vee x_b) \wedge (x_f \vee \neg x_a \vee \neg x_b)$
$x_d = 0$	$\neg x_d$
$x_a = 1$	x_a

Converting a circuit into a CNF formula

Take the conjunction of all the CNF sub-formulas



$$\begin{aligned} & x_k \wedge (\neg x_k \vee x_i) \wedge (\neg x_k \vee x_j) \\ & \wedge (x_k \vee \neg x_i \vee \neg x_j) \wedge (\neg x_j \vee x_g) \\ & \wedge (\neg x_j \vee x_h) \wedge (x_j \vee \neg x_g \vee \neg x_h) \\ & \wedge (x_i \vee x_f) \wedge (\neg x_i \vee \neg x_f) \\ & \wedge (x_h \vee \neg x_d) \wedge (x_h \vee \neg x_e) \\ & \wedge (\neg x_h \vee x_d \vee x_e) \wedge (x_g \vee \neg x_b) \\ & \wedge (x_g \vee \neg x_c) \wedge (\neg x_g \vee x_b \vee x_c) \\ & \wedge (\neg x_f \vee x_a) \wedge (\neg x_f \vee x_b) \\ & \wedge (x_f \vee \neg x_a \vee \neg x_b) \wedge (\neg x_d) \wedge x_a \end{aligned}$$

We got a CNF formula that is satisfiable if and only if the original circuit is satisfiable.

Reduction: CSAT \leq_P SAT

- 1 For each gate (vertex) v in the circuit, create a variable x_v
- 2 **Case** \neg : v is labeled \neg and has one incoming edge from u (so $x_v = \neg x_u$). In **SAT** formula generate, add clauses $(x_u \vee x_v)$, $(\neg x_u \vee \neg x_v)$. Observe that

$$x_v = \neg x_u \text{ is true} \iff \begin{matrix} (x_u \vee x_v) \\ (\neg x_u \vee \neg x_v) \end{matrix} \text{ both true.}$$

Reduction: $CSAT \leq_P SAT$

Continued...

- ① **Case \vee :** So $x_v = x_u \vee x_w$. In **SAT** formula generated, add clauses $(x_v \vee \neg x_u)$, $(x_v \vee \neg x_w)$, and $(\neg x_v \vee x_u \vee x_w)$. Again, observe that

$$\left(x_v = x_u \vee x_w\right) \text{ is true} \iff \begin{array}{l} (x_v \vee \neg x_u), \\ (x_v \vee \neg x_w), \\ (\neg x_v \vee x_u \vee x_w) \end{array} \text{ all true.}$$

Reduction: $CSAT \leq_P SAT$

Continued...

- ① **Case \wedge :** So $x_v = x_u \wedge x_w$. In **SAT** formula generated, add clauses $(\neg x_v \vee x_u)$, $(\neg x_v \vee x_w)$, and $(x_v \vee \neg x_u \vee \neg x_w)$. Again observe that

$$x_v = x_u \wedge x_w \text{ is true} \iff \begin{array}{l} (\neg x_v \vee x_u), \\ (\neg x_v \vee x_w), \\ (x_v \vee \neg x_u \vee \neg x_w) \end{array} \text{ all true.}$$

Reduction: $\text{CSAT} \leq_P \text{SAT}$

Continued...

- 1 If v is an input gate with a fixed value then we do the following. If $x_v = 1$ add clause x_v . If $x_v = 0$ add clause $\neg x_v$
- 2 Add the clause x_v where v is the variable for the output gate

Correctness of Reduction

Need to show circuit C is satisfiable iff φ_C is satisfiable

\Rightarrow Consider a satisfying assignment a for C

- 1 Find values of all gates in C under a
- 2 Give value of gate v to variable x_v ; call this assignment a'
- 3 a' satisfies φ_C (exercise)

\Leftarrow Consider a satisfying assignment a for φ_C

- 1 Let a' be the restriction of a to only the input variables
- 2 Value of gate v under a' is the same as value of x_v in a
- 3 Thus, a' satisfies C

List of NP-Complete Problems to Remember

Problems

- 1 **SAT**
- 2 **3SAT**
- 3 **CircuitSAT**
- 4 **Independent Set**
- 5 **Clique**
- 6 **Vertex Cover**
- 7 **Hamilton Cycle** and **Hamilton Path** in both directed and undirected graphs
- 8 **3Color** and **Color**